BLE_PAN1070.git

ELF(¸34(@ºpGÀºpGµ|+ÑKh+ÐG½ÿ÷þÿ½µ!Hÿ÷þÿ(Ð"B½Pµ!Hÿ÷þÿ(Ð"B½PµHÿ÷þÿ½Pµ(ÐHÿ÷þÿ½Hÿ÷þÿ(öÐ½¨¬µFFHÿ÷þÿ(!FÐHàHÿ÷þÿ(!FÐ    Hÿ÷þÿ½Hÿ÷þÿ(Ð!FHÿ÷þÿ½ÿ÷þÿP¬¨µ KP"!Hÿ÷þÿ(%Ñ !KP"! Hÿ÷þÿ(Ñ $KP"!#Hÿ÷þÿ(Ñ" &KH"!%Hÿ÷þÿ(Ñ#H""I"Hÿ÷þÿ(Ðÿ÷þÿIHÈa½transport_pool_cmdPtransport_pool_evtl¬transport_pool_evt_loÈ¨transport_pool_aclÄ,PI` pG0..\\..\\..\\..\\host\\nimble\\nimble\\transport\\src\\transport.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec]C:\Users\WXK\Desktop\pan1070-ndk-v0.7.0\01_SDK\nimble\samples\bluetooth\ble_central\keil_107x__asm___11_transport_c_364a45f3____REV16w ..\\..\\..\\..\\..\\modules\\hal\\panchip\\panplat\\pan1070\\bsp\\cmsis\\include\\cmsis_armcc.hí0..\\..\\..\\..\\host\\nimble\\nimble\\transport\\src\\transport.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec]C:\Users\WXK\Desktop\pan1070-ndk-v0.7.0\01_SDK\nimble\samples\bluetooth\ble_central\keil_107x__asm___11_transport_c_364a45f3____REVSHw ..\\..\\..\\..\\..\\modules\\hal\\panchip\\panplat\\pan1070\\bsp\\cmsis\\include\\cmsis_armcc.hü0ÿÿÿÿarmcc+|     
0ÿÿÿÿarmcc+|     
(ÿÿÿÿarmcc+| 
A~(ÿÿÿÿarmcc+| A~(ÿÿÿÿarmcc+| A~(ÿÿÿÿarmcc+| A~(ÿÿÿÿarmcc+| BA~(ÿÿÿÿarmcc+| A~(ÿÿÿÿarmcc+| nA~(ÿÿÿÿarmcc+| ô
..\..\..\..\host\nimble\nimble\transport\src\transport.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\pan1070-ndk-v0.7.0\01_SDK\nimble\samples\bluetooth\ble_central\keil_107xè..\..\..\..\host\nimble\nimble\transport\src\transport.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\pan1070-ndk-v0.7.0\01_SDK\nimble\samples\bluetooth\ble_central\keil_107xYpool_cmd_bufYpool_cmdYpool_evt_bufYpool_evtYpool_evt_lo_bufYpool_evt_loYpool_acl_buf¢Ypool_aclIYmpool_aclYtransport_put_acl_from_ll_cb@..\..\..\..\host\nimble\nimble\transport\src\transport.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\pan1070-ndk-v0.7.0\01_SDK\nimble\samples\bluetooth\ble_central\keil_107x
uvoid"ø>Â[ble_transport_alloc_cmdþ
^__resultþPh..\..\..\..\host\nimble\nimble\transport\src\transport.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\pan1070-ndk-v0.7.0\01_SDK\nimble\samples\bluetooth\ble_central\keil_107xuvoidint"ø>êable_transport_alloc_evtidiscardableþQ___result3Zbuf t..\..\..\..\host\nimble\nimble\transport\src\transport.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\pan1070-ndk-v0.7.0\01_SDK\nimble\samples\bluetooth\ble_central\keil_107x>órble_transport_alloc_acl_from_hs/^__result/PZom/5Zpkthdr"\usrhdr_lenId..\..\..\..\host\nimble\nimble\transport\src\transport.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\pan1070-ndk-v0.7.0\01_SDK\nimble\samples\bluetooth\ble_central\keil_107x>ãble_transport_alloc_acl_from_ll/^__result/PZom/5Zpkthdr"4..\..\..\..\host\nimble\nimble\transport\src\transport.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\pan1070-ndk-v0.7.0\01_SDK\nimble\samples\bluetooth\ble_central\keil_107xBuvoid"ø?¶ble_transport_freeBibufþ#°..\..\..\..\host\nimble\nimble\transport\src\transport.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\pan1070-ndk-v0.7.0\01_SDK\nimble\samples\bluetooth\ble_central\keil_107xuvoid_Bool"ø>°¥ble_transport_acl_putÇimpe®eidataRiarg?___resultÇ!Yom/Ypkthdr\do_putþ\from_llþYerrÇ,..\..\..\..\host\nimble\nimble\transport\src\transport.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\pan1070-ndk-v0.7.0\01_SDK\nimble\samples\bluetooth\ble_central\keil_107xnint?®Çble_transport_initn\rcø`..\..\..\..\host\nimble\nimble\transport\src\transport.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\pan1070-ndk-v0.7.0\01_SDK\nimble\samples\bluetooth\ble_central\keil_107xint>ßìble_transport_register_put_acl_from_ll_cbøicb^__resultøPXO ..\..\..\..\host\nimble\nimble\transport\src\transport.ctO ..\..\..\..\host\nimble\nimble\transport\src\transport.cÛO ..\..\..\..\host\nimble\nimble\transport\src\transport.cá}            yO ..\..\..\..\host\nimble\nimble\transport\src\transport.cò     |O ..\..\..\..\host\nimble\nimble\transport\src\transport.c     °O ..\..\..\..\host\nimble\nimble\transport\src\transport.c'~    '~    ~{    ,#    ~O ..\..\..\..\host\nimble\nimble\transport\src\transport.c¥u}        v
 O ..\..\..\..\host\nimble\nimble\transport\src\transport.cÇ9999-pO ..\..\..\..\host\nimble\nimble\transport\src\transport.cí}
}}}PPPP}}Q
P}}Q
P}B}P$T*>T}}PPRQP}n}}P__DATE__ "Jan 14 2025"__TIME__ "16:11:59"__STDC__ 1__STDC_VERSION__ 199901L__STDC_HOSTED__ 1__STDC_ISO_10646__ 200607__EDG__ 1__EDG_VERSION__ 407__EDG_SIZE_TYPE__ unsigned int__EDG_PTRDIFF_TYPE__ int__GNUC__ 4__GNUC_STDC_INLINE__ 1__GNUC_MINOR__ 7__GNUC_PATCHLEVEL__ 0__VERSION__ "4.7 (EDG gcc mode)"__CHAR16_TYPE__ unsigned short__CHAR32_TYPE__ unsigned int__USER_LABEL_PREFIX__ __CHAR_UNSIGNED__ 1__WCHAR_UNSIGNED__ 1__SIZE_TYPE__ unsigned int__PTRDIFF_TYPE__ int__WCHAR_TYPE__ unsigned short__WINT_TYPE__ unsigned short__INTMAX_TYPE__ long long__UINTMAX_TYPE__ unsigned long long__sizeof_int 4__sizeof_long 4__sizeof_ptr 4__ARMCC_VERSION 5060750__TARGET_CPU_CORTEX_M0 1__TARGET_FPU_SOFTVFP 1__TARGET_FPU_SOFTVFP 1__MICROLIB 1__UVISION_VERSION 530ARMCM0 1_RTE_ 1CONFIG_FLASH_LINE_MODE FLASH_X2_MODENIMBLE_CFG_CONTROLLER 1NIMBLE_SPARK_SUP 1IP_107x 1__CC_ARM 1__arm 1__arm__ 1__TARGET_ARCH_6S_M 1__TARGET_ARCH_ARM 0__TARGET_ARCH_THUMB 3__TARGET_ARCH_A64 0__TARGET_ARCH_AARCH32 1__TARGET_PROFILE_M 1__TARGET_FEATURE_HALFWORD 1__TARGET_FEATURE_THUMB 1__TARGET_FEATURE_DMB 1__TARGET_FEATURE_EXTENSION_REGISTER_COUNT 0__APCS_INTERWORK 1__thumb 1__thumb__ 1__t32__ 1__OPTIMISE_TIME 1__OPTIMIZE__ 1__OPT_SMALL_ASSERT 1__OPTIMISE_LEVEL 3__SOFTFP__ 1*Dble_transport_alloc_cmd*l    ble_transport_alloc_evt2xøble_transport_alloc_acl_from_hs2høble_transport_alloc_acl_from_ll%8ble_transport_free%0ÿble_transport_init<dÿble_transport_register_put_acl_from_ll_cb?%.ABCSDK_CONFIG_H CONFIG_SOC_DCDC_PAN1070 1CONFIG_SYSTEM_CLOCK 32CONFIG_APB1_CLOCK_DIVISOR 2,CONFIG_APB2_CLOCK_DIVISOR 23CONFIG_LOW_SPEED_CLOCK_SRC 18CONFIG_FORCE_CALIB_RCL_CLK 0;CONFIG_UART_LOG_ENABLE 1GCONFIG_LOG_UART_PIN 2PCONFIG_LOG_UART_BAUDRATE 921600WCONFIG_RTT_LOG_ENABLE 0[CONFIG_LOG_RTT_UP_BUFFER_SIZE 512`CONFIG_RAM_FUNCTION 1eCONFIG_FLASH_LDO_EN 1hCONFIG_VECTOR_REMAP_TO_RAM 1lCONFIG_AUTO_OPTIMIZE_POWER_PARAM 0oCONFIG_TEMP_SAMPLE_INTERVAL_S 300rCONFIG_DVDD_VOL_OPTIMIZE_EN 1vCONFIG_PM 0yCONFIG_SYSTEM_WATCH_DOG_ENABLE 0CONFIG_KEEP_FLASH_POWER_IN_LP_MODE 1CONFIG_DEEPSLEEP_MODE_2 0CONFIG_SOC_INCREASE_LPLDOH_CALIB_CODE 0CONFIG_PM_STANDBY_M1_WAKEUP_WITHOUT_RESET 0CONFIG_HCLK_OPTIMIZE_EN 1¨configUSE_TIMERS 1«configTIMER_TASK_PRIORITY 2®configTIMER_QUEUE_LENGTH 12±configTIMER_TASK_STACK_DEPTH 128ºMYNEWT_VAL_BLE_HOST_THREAD_STACK_SIZE 256½MYNEWT_VAL_BLE_HOST_THREAD_PRIORITY 6ÃconfigTOTAL_HEAP_SIZE 7000ÆCONFIG_FREERTOS_HEAP_PRINT 0ÉconfigUSE_IDLE_HOOK 0ÌconfigUSE_TICK_HOOK 0ÏconfigUSE_MALLOC_FAILED_HOOK 1ÙCONFIG_BT_MAX_NUM_OF_CENTRAL 1ÜCONFIG_BT_MAX_NUM_OF_PERIPHERAL 0ßMYNEWT_VAL_BLE_ROLE_BROADCASTER 0âMYNEWT_VAL_BLE_ROLE_CENTRAL 1åMYNEWT_VAL_BLE_ROLE_OBSERVER 1èMYNEWT_VAL_BLE_ROLE_PERIPHERAL 0ëMYNEWT_VAL_BLE_TRANSPORT_ACL_FROM_LL_COUNT 5îMYNEWT_VAL_BLE_TRANSPORT_ACL_SIZE 27ñMYNEWT_VAL_BLE_TRANSPORT_EVT_COUNT 4ôMYNEWT_VAL_BLE_TRANSPORT_EVT_DISCARDABLE_COUNT 6÷MYNEWT_VAL_MSYS_1_BLOCK_COUNT 4úMYNEWT_VAL_MSYS_1_BLOCK_SIZE 120ýCONFIG_BLE_CONTROLLER_RF_RX_BUF_NUM 16CONFIG_BLE_CONTROLLER_RF_TX_BUF_NUM 16CONFIG_BLE_CONTROLLER_LL_ENC_TIME 100CONFIG_BLE_CONTROLLER_MORE_DATA_NUM 6CONFIG_BLE_CONTROLLER_WIHTELIST_NUM 1CONFIG_BLE_CONTROLLER_RESOLVELIST_NUM 0CONFIG_BLE_CONTROLLER_MASTER_LINK_MARGIN 6CONFIG_USER_CHIP_MAC_ADDR 1CONFIG_BT_CTLR_TX_POWER_DFT 0¢CONFIG_BT_CTLR_LINK_LAYER_DEBUG 0¬MYNEWT_VAL_BLE_SM_SC_LVL 0¯MYNEWT_VAL_BLE_SM_LEGACY 0²MYNEWT_VAL_BLE_SM_SC 0ºCONFIG_HS_IO_CAPABILITY 3½MYNEWT_VAL_BLE_SM_BONDING 0ÀMYNEWT_VAL_BLE_SM_MITM 0ÃMYNEWT_VAL_BLE_SM_OOB_DATA_FLAG 0ÆMYNEWT_VAL_BLE_STORE_CONFIG_PERSIST 0ÉMYNEWT_VAL_BLE_STORE_MAX_BONDS 1ÌMYNEWT_VAL_BLE_STORE_MAX_CCCDS 8ÏMYNEWT_VAL_HOST_SOFTWARE_RPA 0äCONFIG_SETTINGS_START_ADDR 0x78000èCONFIG_SETTINGS_SECTOR_NUM 4ðCONFIG_BOOT_ENABLE 0÷CONFIG_FLASH_MAP_SIZE 520192úCONFIG_OTA_IN_APP 0@4 .\configuration\sdk_config.hØ
.\configuration\sdk_config.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\pan1070-ndk-v0.7.0\01_SDK\nimble\samples\bluetooth\ble_central\keil_107xEFG_SOC_CONFIG_H_ TCONFIG_RAM_CODE __attribute__((section(".ramfunc")))dX ..\..\..\..\config\.\configuration\soc_config.hsdk_config.hÜ
..\..\..\..\config\soc_config.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\pan1070-ndk-v0.7.0\01_SDK\nimble\samples\bluetooth\ble_central\keil_107xIJK__stdint_h __ARMCLIB_VERSION 5060037__INT64 __int64__INT64_C_SUFFIX__ ll__PASTE2(x,y) x ## y__PASTE(x,y) __PASTE2(x, y)__INT64_C(x) __ESCAPE__(__PASTE(x, __INT64_C_SUFFIX__))__UINT64_C(x) __ESCAPE__(__PASTE(x ## u, __INT64_C_SUFFIX__))__LONGLONG long long#__STDINT_DECLS %__CLIBNS,__CLIBNS sINT8_MIN -128tINT16_MIN -32768uINT32_MIN (~0x7fffffff)vINT64_MIN __INT64_C(~0x7fffffffffffffff)yINT8_MAX 127zINT16_MAX 32767{INT32_MAX 2147483647|INT64_MAX __INT64_C(9223372036854775807)UINT8_MAX 255UINT16_MAX 65535UINT32_MAX 4294967295uUINT64_MAX __UINT64_C(18446744073709551615)INT_LEAST8_MIN -128INT_LEAST16_MIN -32768INT_LEAST32_MIN (~0x7fffffff)INT_LEAST64_MIN __INT64_C(~0x7fffffffffffffff)INT_LEAST8_MAX 127INT_LEAST16_MAX 32767INT_LEAST32_MAX 2147483647INT_LEAST64_MAX __INT64_C(9223372036854775807)UINT_LEAST8_MAX 255UINT_LEAST16_MAX 65535UINT_LEAST32_MAX 4294967295uUINT_LEAST64_MAX __UINT64_C(18446744073709551615)INT_FAST8_MIN (~0x7fffffff)INT_FAST16_MIN (~0x7fffffff)INT_FAST32_MIN (~0x7fffffff)INT_FAST64_MIN __INT64_C(~0x7fffffffffffffff)¡INT_FAST8_MAX 2147483647¢INT_FAST16_MAX 2147483647£INT_FAST32_MAX 2147483647¤INT_FAST64_MAX __INT64_C(9223372036854775807)§UINT_FAST8_MAX 4294967295u¨UINT_FAST16_MAX 4294967295u©UINT_FAST32_MAX 4294967295uªUINT_FAST64_MAX __UINT64_C(18446744073709551615)²INTPTR_MIN INT32_MIN¹INTPTR_MAX INT32_MAXÀUINTPTR_MAX UINT32_MAXÆINTMAX_MIN __ESCAPE__(~0x7fffffffffffffffll)ÉINTMAX_MAX __ESCAPE__(9223372036854775807ll)ÌUINTMAX_MAX __ESCAPE__(18446744073709551615ull)ÕPTRDIFF_MIN INT32_MINÖPTRDIFF_MAX INT32_MAXÚSIG_ATOMIC_MIN (~0x7fffffff)ÛSIG_ATOMIC_MAX 2147483647áSIZE_MAX UINT32_MAXçWCHAR_MINèWCHAR_MAXîWCHAR_MIN 0ïWCHAR_MAX 65535óWINT_MIN (~0x7fffffff)ôWINT_MAX 2147483647ûINT8_C(x) (x)üINT16_C(x) (x)ýINT32_C(x) (x)þINT64_C(x) __INT64_C(x)UINT8_C(x) (x ## u)UINT16_C(x) (x ## u)UINT32_C(x) (x ## u)UINT64_C(x) __UINT64_C(x)INTMAX_C(x) __ESCAPE__(x ## ll)UINTMAX_C(x) __ESCAPE__(x ## ull)²__INT64³__LONGLONGPD C:\Keil_v5\ARM\ARMCC\Bin\..\include\stdint.hC:\Keil_v5\ARM\ARMCC\Bin\..\include\stdint.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]signed charshortintlong longunsigned charunsigned shortunsigned intunsigned long longPint8_t8 Pint16_t9 Pint32_t¢: Pint64_t©; Puint8_t¶> Puint16_tÇ? Puint32_tÙ@ Puint64_téA Pint_least8_tG Pint_least16_tH Pint_least32_t¢I Pint_least64_t©J Puint_least8_t¶M Puint_least16_tÇN Puint_least32_tÙO Puint_least64_téP Pint_fast8_t¢U Pint_fast16_t¢V Pint_fast32_t¢W Pint_fast64_t©X Puint_fast8_tÙ[ Puint_fast16_tÙ\ Puint_fast32_tÙ] Puint_fast64_té^ Pintptr_t¢e Puintptr_tÙf Pintmax_t©j!Puintmax_ték!MNOH_MYNEWT_SYSCFG_ MYNEWT_VAL(_name) MYNEWT_VAL_ ## _nameMYNEWT_VAL_CHOICE(_name,_val) MYNEWT_VAL_ ## _name ## __ ## _valMYNEWT_VAL_TINYCRYPT_SYSINIT_STAGE (200)MYNEWT_VAL_TINYCRYPT_UECC_RNG_TRNG_DEV_NAME ("trng")MYNEWT_VAL_TINYCRYPT_UECC_RNG_USE_TRNG (0) MYNEWT_VAL_BSP_SIMULATED (1)%MYNEWT_VAL_HAL_ENABLE_SOFTWARE_BREAKPOINTS (1))MYNEWT_VAL_HAL_FLASH_MAX_DEVICE_COUNT (0)-MYNEWT_VAL_HAL_FLASH_VERIFY_BUF_SZ (16)1MYNEWT_VAL_HAL_FLASH_VERIFY_ERASES (0)5MYNEWT_VAL_HAL_FLASH_VERIFY_WRITES (0)9MYNEWT_VAL_HAL_SBRK (1)=MYNEWT_VAL_HAL_SYSTEM_RESET_CB (0)BMYNEWT_VAL_I2C_0 (0)FMYNEWT_VAL_MCU_FLASH_MIN_WRITE_SIZE (1)JMYNEWT_VAL_MCU_FLASH_STYLE_NORDIC (0)NMYNEWT_VAL_MCU_FLASH_STYLE_ST (1)RMYNEWT_VAL_MCU_NATIVE (1)VMYNEWT_VAL_MCU_NATIVE_USE_SIGNALS (1)ZMYNEWT_VAL_MCU_TIMER_POLLER_PRIO (0)^MYNEWT_VAL_MCU_UART_POLLER_PRIO (1)cMYNEWT_VAL_FLOAT_USER (0)oMYNEWT_VAL_MSYS_1_SANITY_MIN_COUNT (0)sMYNEWT_VAL_MSYS_2_BLOCK_COUNT (0)wMYNEWT_VAL_MSYS_2_BLOCK_SIZE (0){MYNEWT_VAL_MSYS_2_SANITY_MIN_COUNT (0)MYNEWT_VAL_MSYS_SANITY_TIMEOUT (60000)MYNEWT_VAL_OS_ASSERT_CB (0)MYNEWT_VAL_OS_CLI (0)MYNEWT_VAL_OS_COREDUMP (0)MYNEWT_VAL_OS_COREDUMP_CB (0)MYNEWT_VAL_OS_CPUTIME_FREQ (1000000)MYNEWT_VAL_OS_CPUTIME_TIMER_NUM (0)MYNEWT_VAL_OS_CRASH_FILE_LINE (1) MYNEWT_VAL_OS_CRASH_LOG (0)¤MYNEWT_VAL_OS_CRASH_RESTORE_REGS (0)¨MYNEWT_VAL_OS_CRASH_STACKTRACE (0)¬MYNEWT_VAL_OS_CTX_SW_STACK_CHECK (0)°MYNEWT_VAL_OS_CTX_SW_STACK_GUARD (4)´MYNEWT_VAL_OS_DEBUG_MODE (0)¸MYNEWT_VAL_OS_EVENTQ_DEBUG (0)¼MYNEWT_VAL_OS_EVENTQ_MONITOR (0)ÀMYNEWT_VAL_OS_IDLE_TICKLESS_MS_MAX (600000)ÅMYNEWT_VAL_OS_IDLE_TICKLESS_MS_MIN (1)ÉMYNEWT_VAL_OS_MAIN_STACK_SIZE (256)ÍMYNEWT_VAL_OS_MAIN_TASK_PRIO (127)ÑMYNEWT_VAL_OS_MAIN_TASK_SANITY_ITVL_MS (0)ÕMYNEWT_VAL_OS_MEMPOOL_CHECK (0)ÙMYNEWT_VAL_OS_MEMPOOL_GUARD (0)ÝMYNEWT_VAL_OS_MEMPOOL_POISON (0)áMYNEWT_VAL_OS_SCHEDULING (1)åMYNEWT_VAL_OS_SYSINIT_STAGE (0)éMYNEWT_VAL_OS_SYSVIEW (0)íMYNEWT_VAL_OS_SYSVIEW_TRACE_CALLOUT (1)ñMYNEWT_VAL_OS_SYSVIEW_TRACE_EVENTQ (1)õMYNEWT_VAL_OS_SYSVIEW_TRACE_MBUF (0)ùMYNEWT_VAL_OS_SYSVIEW_TRACE_MEMPOOL (0)ýMYNEWT_VAL_OS_SYSVIEW_TRACE_MUTEX (1)MYNEWT_VAL_OS_SYSVIEW_TRACE_SEM (1)MYNEWT_VAL_OS_TASK_RUN_TIME_CPUTIME (0)MYNEWT_VAL_OS_TICKS_PER_SEC (configTICK_RATE_HZ)MYNEWT_VAL_OS_TIME_DEBUG (0)MYNEWT_VAL_OS_WATCHDOG_MONITOR (0)MYNEWT_VAL_SANITY_INTERVAL (15000)MYNEWT_VAL_WATCHDOG_INTERVAL (30000)MYNEWT_VAL_NATIVE_SOCKETS_MAX (8)£MYNEWT_VAL_NATIVE_SOCKETS_MAX_UDP (2048)§MYNEWT_VAL_NATIVE_SOCKETS_POLL_INTERVAL_MS (200)ªMYNEWT_VAL_NATIVE_SOCKETS_POLL_ITVLMYNEWT_VAL_NATIVE_SOCKETS_PRIO (2)±MYNEWT_VAL_NATIVE_SOCKETS_STACK_SZ (4096)µMYNEWT_VAL_NATIVE_SOCKETS_SYSINIT_STAGE (200)ºMYNEWT_VAL_CONSOLE_UART_BAUD (115200)¾MYNEWT_VAL_CONSOLE_UART_DEV ("uart0")ÂMYNEWT_VAL_CONSOLE_UART_FLOW_CONTROL (UART_FLOW_CTL_NONE)ÇMYNEWT_VAL_FLASH_MAP_MAX_AREAS (10)ËMYNEWT_VAL_FLASH_MAP_SUPPORT_MFG (0)ÏMYNEWT_VAL_FLASH_MAP_SYSINIT_STAGE (9)ÔMYNEWT_VAL_DFLT_LOG_LVL (1)ØMYNEWT_VAL_DFLT_LOG_MOD (0)ÜMYNEWT_VAL_LOG_GLOBAL_IDX (1)áMYNEWT_VAL_MODLOG_CONSOLE_DFLT (1)åMYNEWT_VAL_MODLOG_LOG_MACROS (0)éMYNEWT_VAL_MODLOG_MAX_MAPPINGS (16)íMYNEWT_VAL_MODLOG_MAX_PRINTF_LEN (128)ñMYNEWT_VAL_MODLOG_SYSINIT_STAGE (100)öMYNEWT_VAL_LOG_CONSOLE (1)úMYNEWT_VAL_LOG_FCB (0)þMYNEWT_VAL_LOG_FCB_SLOT1 (0)MYNEWT_VAL_LOG_LEVEL (255)MYNEWT_VAL_DEBUG_PANIC_ENABLED (1)MYNEWT_VAL_SYSDOWN_CONSTRAIN_DOWN (1)MYNEWT_VAL_SYSDOWN_PANIC_FILE_LINE (0)MYNEWT_VAL_SYSDOWN_PANIC_MESSAGE (0)MYNEWT_VAL_SYSDOWN_TIMEOUT_MS (10000)MYNEWT_VAL_SYSINIT_CONSTRAIN_INIT (1)¢MYNEWT_VAL_SYSINIT_PANIC_FILE_LINE (1)§MYNEWT_VAL_SYSINIT_PANIC_MESSAGE (1)¬MYNEWT_VAL_RWLOCK_DEBUG (0)±MYNEWT_VAL_BLE_EXT_ADV (0)µMYNEWT_VAL_BLE_EXT_ADV_MAX_SIZE (31)¹MYNEWT_VAL_BLE_HCI_VS (0)½MYNEWT_VAL_BLE_HCI_VS_OCF_OFFSET (0)ÁMYNEWT_VAL_BLE_ISO (0)ÅMYNEWT_VAL_BLE_ISO_TEST (0)ÉMYNEWT_VAL_BLE_MAX_CONNECTIONS (CONFIG_BT_MAX_NUM_OF_CENTRAL + CONFIG_BT_MAX_NUM_OF_PERIPHERAL)ÍMYNEWT_VAL_BLE_MAX_PERIODIC_SYNCS (1)ÑMYNEWT_VAL_BLE_MULTI_ADV_INSTANCES (0)ÕMYNEWT_VAL_BLE_PERIODIC_ADV (0)ÙMYNEWT_VAL_BLE_PERIODIC_ADV_SYNC_TRANSFER (0)íMYNEWT_VAL_BLE_VERSION (50)ñMYNEWT_VAL_BLE_WHITELIST (1)õMYNEWT_VAL_BLE_POWER_CONTROL (0)úMYNEWT_VAL_BLE_ATT_PREFERRED_MTU (247)þMYNEWT_VAL_BLE_ATT_SVR_FIND_INFO (1)MYNEWT_VAL_BLE_ATT_SVR_FIND_TYPE (1)MYNEWT_VAL_BLE_ATT_SVR_INDICATE (1)MYNEWT_VAL_BLE_ATT_SVR_MAX_PREP_ENTRIES (16)MYNEWT_VAL_BLE_ATT_SVR_NOTIFY (1)MYNEWT_VAL_BLE_ATT_SVR_QUEUED_WRITE (1)MYNEWT_VAL_BLE_ATT_SVR_QUEUED_WRITE_TMO (30000)MYNEWT_VAL_BLE_ATT_SVR_READ (1)MYNEWT_VAL_BLE_ATT_SVR_READ_BLOB (1)¢MYNEWT_VAL_BLE_ATT_SVR_READ_GROUP_TYPE (1)¦MYNEWT_VAL_BLE_ATT_SVR_READ_MULT (1)ªMYNEWT_VAL_BLE_ATT_SVR_READ_TYPE (1)®MYNEWT_VAL_BLE_ATT_SVR_SIGNED_WRITE (1)²MYNEWT_VAL_BLE_ATT_SVR_WRITE (1)¶MYNEWT_VAL_BLE_ATT_SVR_WRITE_NO_RSP (1)ºMYNEWT_VAL_BLE_GAP_MAX_PENDING_CONN_PARAM_UPDATE (1)¾MYNEWT_VAL_BLE_GATT_DISC_ALL_CHRS (MYNEWT_VAL_BLE_ROLE_CENTRAL)ÂMYNEWT_VAL_BLE_GATT_DISC_ALL_DSCS (MYNEWT_VAL_BLE_ROLE_CENTRAL)ÆMYNEWT_VAL_BLE_GATT_DISC_ALL_SVCS (MYNEWT_VAL_BLE_ROLE_CENTRAL)ÊMYNEWT_VAL_BLE_GATT_DISC_CHR_UUID (MYNEWT_VAL_BLE_ROLE_CENTRAL)ÎMYNEWT_VAL_BLE_GATT_DISC_SVC_UUID (MYNEWT_VAL_BLE_ROLE_CENTRAL)ÒMYNEWT_VAL_BLE_GATT_FIND_INC_SVCS (MYNEWT_VAL_BLE_ROLE_CENTRAL)ÖMYNEWT_VAL_BLE_GATT_INDICATE (1)ÚMYNEWT_VAL_BLE_GATT_MAX_PROCS (4)ÞMYNEWT_VAL_BLE_GATT_NOTIFY (1)âMYNEWT_VAL_BLE_GATT_READ (MYNEWT_VAL_BLE_ROLE_CENTRAL)æMYNEWT_VAL_BLE_GATT_READ_LONG (MYNEWT_VAL_BLE_ROLE_CENTRAL)êMYNEWT_VAL_BLE_GATT_READ_MAX_ATTRS (8)îMYNEWT_VAL_BLE_GATT_READ_MULT (MYNEWT_VAL_BLE_ROLE_CENTRAL)òMYNEWT_VAL_BLE_GATT_READ_UUID (MYNEWT_VAL_BLE_ROLE_CENTRAL)öMYNEWT_VAL_BLE_GATT_RESUME_RATE (1000)úMYNEWT_VAL_BLE_GATT_SIGNED_WRITE (MYNEWT_VAL_BLE_ROLE_CENTRAL)þMYNEWT_VAL_BLE_GATT_WRITE (MYNEWT_VAL_BLE_ROLE_CENTRAL)MYNEWT_VAL_BLE_GATT_WRITE_LONG (MYNEWT_VAL_BLE_ROLE_CENTRAL)MYNEWT_VAL_BLE_GATT_WRITE_MAX_ATTRS (4)MYNEWT_VAL_BLE_GATT_WRITE_NO_RSP (MYNEWT_VAL_BLE_ROLE_CENTRAL)MYNEWT_VAL_BLE_GATT_WRITE_RELIABLE (MYNEWT_VAL_BLE_ROLE_CENTRAL)MYNEWT_VAL_BLE_HOST (1)MYNEWT_VAL_BLE_HS_AUTO_START (1)¢MYNEWT_VAL_BLE_HS_DEBUG (0)¦MYNEWT_VAL_BLE_HS_FLOW_CTRL (0)ªMYNEWT_VAL_BLE_HS_FLOW_CTRL_ITVL (1000)®MYNEWT_VAL_BLE_HS_FLOW_CTRL_THRESH (2)²MYNEWT_VAL_BLE_HS_FLOW_CTRL_TX_ON_DISCONNECT (0)¶MYNEWT_VAL_BLE_HS_LOG_LVL (1)ºMYNEWT_VAL_BLE_HS_LOG_MOD (4)¾MYNEWT_VAL_BLE_HS_PHONY_HCI_ACKS (0)ÂMYNEWT_VAL_BLE_HS_REQUIRE_OS (1)ÆMYNEWT_VAL_BLE_HS_STOP_ON_SHUTDOWN (1)ÊMYNEWT_VAL_BLE_HS_STOP_ON_SHUTDOWN_TIMEOUT (2000)ÎMYNEWT_VAL_BLE_HS_SYSINIT_STAGE (200)ÒMYNEWT_VAL_BLE_L2CAP_COC_MAX_NUM (0)ÖMYNEWT_VAL_BLE_L2CAP_COC_MPS (MYNEWT_VAL_MSYS_1_BLOCK_SIZE-8)ÚMYNEWT_VAL_BLE_L2CAP_ENHANCED_COC (0)ÞMYNEWT_VAL_BLE_L2CAP_JOIN_RX_FRAGS (1)âMYNEWT_VAL_BLE_L2CAP_MAX_CHANS (3*MYNEWT_VAL_BLE_MAX_CONNECTIONS)æMYNEWT_VAL_BLE_L2CAP_RX_FRAG_TIMEOUT (30000)êMYNEWT_VAL_BLE_L2CAP_SIG_MAX_PROCS (1)îMYNEWT_VAL_BLE_MESH (0)òMYNEWT_VAL_BLE_MONITOR_CONSOLE_BUFFER_SIZE (128)öMYNEWT_VAL_BLE_MONITOR_RTT (0)úMYNEWT_VAL_BLE_MONITOR_RTT_BUFFERED (1)þMYNEWT_VAL_BLE_MONITOR_RTT_BUFFER_NAME ("btmonitor")MYNEWT_VAL_BLE_MONITOR_RTT_BUFFER_SIZE (256)MYNEWT_VAL_BLE_MONITOR_UART (0)MYNEWT_VAL_BLE_MONITOR_UART_BAUDRATE (1000000)MYNEWT_VAL_BLE_MONITOR_UART_BUFFER_SIZE (64)MYNEWT_VAL_BLE_MONITOR_UART_DEV ("uart0")MYNEWT_VAL_BLE_RPA_TIMEOUT (300)MYNEWT_VAL_BLE_SM_IO_CAP (CONFIG_HS_IO_CAPABILITY)¢MYNEWT_VAL_BLE_SM_KEYPRESS (0)ªMYNEWT_VAL_BLE_SM_MAX_PROCS (1)¶MYNEWT_VAL_BLE_SM_OUR_KEY_DIST (1)¾MYNEWT_VAL_BLE_SM_SC_DEBUG_KEYS (0)ÆMYNEWT_VAL_BLE_SM_SC_ONLY (0)ÊMYNEWT_VAL_BLE_SM_THEIR_KEY_DIST (1)ÛMYNEWT_VAL_BLE_SVC_ANS_NEW_ALERT_CAT (0)ßMYNEWT_VAL_BLE_SVC_ANS_SYSINIT_STAGE (303)ãMYNEWT_VAL_BLE_SVC_ANS_UNR_ALERT_CAT (0)èMYNEWT_VAL_BLE_SVC_BAS_BATTERY_LEVEL_NOTIFY_ENABLE (1)ìMYNEWT_VAL_BLE_SVC_BAS_BATTERY_LEVEL_READ_PERM (0)ðMYNEWT_VAL_BLE_SVC_BAS_SYSINIT_STAGE (303)õMYNEWT_VAL_BLE_SVC_DIS_DEFAULT_READ_PERM (-1)ùMYNEWT_VAL_BLE_SVC_DIS_FIRMWARE_REVISION_DEFAULT (NULL)þMYNEWT_VAL_BLE_SVC_DIS_FIRMWARE_REVISION_READ_PERM (-1)MYNEWT_VAL_BLE_SVC_DIS_HARDWARE_REVISION_DEFAULT (NULL)MYNEWT_VAL_BLE_SVC_DIS_HARDWARE_REVISION_READ_PERM (-1)MYNEWT_VAL_BLE_SVC_DIS_MANUFACTURER_NAME_DEFAULT (NULL)MYNEWT_VAL_BLE_SVC_DIS_MANUFACTURER_NAME_READ_PERM (-1)MYNEWT_VAL_BLE_SVC_DIS_MODEL_NUMBER_DEFAULT ("Apache Mynewt NimBLE")MYNEWT_VAL_BLE_SVC_DIS_MODEL_NUMBER_READ_PERM (0)MYNEWT_VAL_BLE_SVC_DIS_SERIAL_NUMBER_DEFAULT (NULL)¡MYNEWT_VAL_BLE_SVC_DIS_SERIAL_NUMBER_READ_PERM (-1)¥MYNEWT_VAL_BLE_SVC_DIS_SOFTWARE_REVISION_DEFAULT (NULL)ªMYNEWT_VAL_BLE_SVC_DIS_SOFTWARE_REVISION_READ_PERM (-1)®MYNEWT_VAL_BLE_SVC_DIS_SYSINIT_STAGE (303)²MYNEWT_VAL_BLE_SVC_DIS_SYSTEM_ID_DEFAULT (NULL)·MYNEWT_VAL_BLE_SVC_DIS_SYSTEM_ID_READ_PERM (-1)¼MYNEWT_VAL_BLE_SVC_GAP_APPEARANCE (0)ÀMYNEWT_VAL_BLE_SVC_GAP_APPEARANCE_WRITE_PERM (-1)ÄMYNEWT_VAL_BLE_SVC_GAP_CENTRAL_ADDRESS_RESOLUTION (-1)ÈMYNEWT_VAL_BLE_SVC_GAP_DEVICE_NAME ("nimble")ÌMYNEWT_VAL_BLE_SVC_GAP_DEVICE_NAME_MAX_LENGTH (31)ÐMYNEWT_VAL_BLE_SVC_GAP_DEVICE_NAME_WRITE_PERM (-1)ÔMYNEWT_VAL_BLE_SVC_GAP_PPCP_MAX_CONN_INTERVAL (6)ØMYNEWT_VAL_BLE_SVC_GAP_PPCP_MIN_CONN_INTERVAL (6)ÜMYNEWT_VAL_BLE_SVC_GAP_PPCP_SLAVE_LATENCY (0)àMYNEWT_VAL_BLE_SVC_GAP_PPCP_SUPERVISION_TMO (200)äMYNEWT_VAL_BLE_SVC_GAP_SYSINIT_STAGE (301)éMYNEWT_VAL_BLE_SVC_GATT_SYSINIT_STAGE (302)îMYNEWT_VAL_BLE_SVC_IAS_SYSINIT_STAGE (303)óMYNEWT_VAL_BLE_SVC_IPSS_SYSINIT_STAGE (303)øMYNEWT_VAL_BLE_SVC_LLS_SYSINIT_STAGE (303)ýMYNEWT_VAL_BLE_SVC_TPS_SYSINIT_STAGE (303)MYNEWT_VAL_BLE_ACL_BUF_COUNTMYNEWT_VAL_BLE_ACL_BUF_SIZEMYNEWT_VAL_BLE_HCI_BRIDGEMYNEWT_VAL_BLE_HCI_EVT_BUF_SIZEMYNEWT_VAL_BLE_HCI_EVT_HI_BUF_COUNTMYNEWT_VAL_BLE_HCI_EVT_LO_BUF_COUNTMYNEWT_VAL_BLE_HCI_TRANSPORTMYNEWT_VAL_BLE_TRANSPORT (1)MYNEWT_VAL_BLE_TRANSPORT_ACL_COUNT (10)MYNEWT_VAL_BLE_TRANSPORT_ACL_FROM_HS_COUNT (5)¯MYNEWT_VAL_BLE_TRANSPORT_EVT_SIZE (80)³MYNEWT_VAL_BLE_TRANSPORT_HS__custom (0)¶MYNEWT_VAL_BLE_TRANSPORT_HS__dialog_cmac (0)¹MYNEWT_VAL_BLE_TRANSPORT_HS__native (1)¼MYNEWT_VAL_BLE_TRANSPORT_HS__nrf5340 (0)¿MYNEWT_VAL_BLE_TRANSPORT_HS__uart (0)ÂMYNEWT_VAL_BLE_TRANSPORT_HS__usb (0)ÅMYNEWT_VAL_BLE_TRANSPORT_HS (1)ÊMYNEWT_VAL_BLE_TRANSPORT_LL__custom (0)ÍMYNEWT_VAL_BLE_TRANSPORT_LL__dialog_cmac (0)ÐMYNEWT_VAL_BLE_TRANSPORT_LL__native (0)ÓMYNEWT_VAL_BLE_TRANSPORT_LL__nrf5340 (0)ÖMYNEWT_VAL_BLE_TRANSPORT_LL__socket (1)ÙMYNEWT_VAL_BLE_TRANSPORT_LL (1)ÞMYNEWT_VAL_BLE_SOCK_CLI_SYSINIT_STAGE (500)âMYNEWT_VAL_BLE_SOCK_LINUX_DEV (0)æMYNEWT_VAL_BLE_SOCK_STACK_SIZE (80)êMYNEWT_VAL_BLE_SOCK_TASK_PRIO (9)îMYNEWT_VAL_BLE_SOCK_TCP_PORT (14433)óMYNEWT_VAL_BLE_SOCK_USE_LINUX_BLUE (1)÷MYNEWT_VAL_BLE_SOCK_USE_NUTTX (0)üMYNEWT_VAL_BLE_SOCK_USE_TCP (0)    MYNEWT_VAL_APP_NAME ("dummy_app")    MYNEWT_VAL_APP_dummy_app (1)    MYNEWT_VAL_ARCH_NAME ("sim")    MYNEWT_VAL_ARCH_sim (1)    MYNEWT_VAL_BSP_NAME ("native")    MYNEWT_VAL_BSP_native (1)    MYNEWT_VAL_NEWT_FEATURE_LOGCFG (1)    MYNEWT_VAL_NEWT_FEATURE_SYSDOWN (1)¡    MYNEWT_VAL_TARGET_NAME ("porting_default")¥    MYNEWT_VAL_TARGET_porting_default (1)©    MYNEWT_VAL_HOST_PRIVACY_ENABLE (0)²    MYNEWT_VAL_HOST_COMPATIBILITY_PATCH (1)d[ ..\..\..\..\config\.\configuration\nimble_syscfg.hsdk_config.hÜ
..\..\..\..\config\nimble_syscfg.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\pan1070-ndk-v0.7.0\01_SDK\nimble\samples\bluetooth\ble_central\keil_107xQRS__assert_h _ARMABI_NORETURN __declspec(__nothrow) __declspec(__noreturn)__ARMCLIB_VERSION 5060037!__ARM_PROMISE __promise#__CLIBNS)__CLIBNS E__promiseFassert(e) ((e) ? (void)0 : __CLIBNS abort(), (__ARM_PROMISE)((e)?1:0))J__promise(e) assert(e)2assert3__promiseE__promiseFassert(e) ((e) ? (void)0 : __CLIBNS abort(), (__ARM_PROMISE)((e)?1:0))J__promise(e) assert(e)2assert3__promiseE__promiseFassert(e) ((e) ? (void)0 : __CLIBNS abort(), (__ARM_PROMISE)((e)?1:0))J__promise(e) assert(e)PD C:\Keil_v5\ARM\ARMCC\Bin\..\include\assert.hC:\Keil_v5\ARM\ARMCC\Bin\..\include\assert.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]UVW__SYSINIT_H__ SYSINIT_ASSERT_ACTIVE() SYSINIT_PANIC_ASSERT(rc) assert(rc) SYSINIT_PANIC_ASSERT_MSG(rc,msg) assert(rc) ..\..\..\..\host\nimble\porting\nimble\include\C:\Keil_v5\ARM\ARMCC\Bin\..\include\sysinit/sysinit.hassert.hü
..\..\..\..\host\nimble\porting\nimble\include\sysinit/sysinit.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\pan1070-ndk-v0.7.0\01_SDK\nimble\samples\bluetooth\ble_central\keil_107xYZ[__bool_true_false_are_defined 1__ARMCLIB_VERSION 5060037bool _Booltrue 1false 0PE C:\Keil_v5\ARM\ARMCC\Bin\..\include\stdbool.hC:\Keil_v5\ARM\ARMCC\Bin\..\include\stdbool.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]]^___stddef_h __ARMCLIB_VERSION 5060037__STDDEF_DECLS __CLIBNS __CLIBNS SNULLTNULL 0[offsetof(t,memb) ((__CLIBNS size_t)__INTADDR__(&(((t *)0)->memb)))PD C:\Keil_v5\ARM\ARMCC\Bin\..\include\stddef.hC:\Keil_v5\ARM\ARMCC\Bin\..\include\stddef.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]intunsigned intunsigned shortlong doublePptrdiff_t&Psize_t.Pwchar_t¡@Pmax_align_t³_abc__string_h __ARMCLIB_VERSION 5060037_ARMABI __declspec(__nothrow)__STRING_DECLS __CLIBNS$__CLIBNS 7NULL8NULL 0\P C:\Keil_v5\ARM\ARMCC\Bin\..\include\string.hstddef.h¨C:\Keil_v5\ARM\ARMCC\Bin\..\include\string.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]unsigned intPsize_t.efgh__stdio_h __ARMCLIB_VERSION 5060037"_ARMABI __declspec(__nothrow)%__STDIO_DECLS '__CLIBNS-__CLIBNS <NULL=NULL 0g_SYS_OPEN 16¥stdin (&__CLIBNS __stdin)§stdout (&__CLIBNS __stdout)©stderr (&__CLIBNS __stderr)¬_IOFBF 0x100_IOLBF 0x200®_IONBF 0x400±BUFSIZ (512)³FOPEN_MAX _SYS_OPEN¹FILENAME_MAX 256¾L_tmpnam FILENAME_MAXÄTMP_MAX 256ÌEOF (-1)ÒSEEK_SET 0ÓSEEK_CUR 1ÔSEEK_END 2Ú_IOBIN 0x04Ü__STDIN_BUFSIZ (64)Ý__STDOUT_BUFSIZ (64)Þ__STDERR_BUFSIZ (16)¿getchar() getc(stdin)àputchar(c) putc(c, stdout)XO C:\Keil_v5\ARM\ARMCC\Bin\..\include\stdio.hstddef.h¸C:\Keil_v5\ARM\ARMCC\Bin\..\include\stdio.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]unsigned intunsigned long long)â__fpos_t_struct__pos#__mbstate#P__va_listGFPfpos_t¯a-__FILEPFILElq__stdinq__stdoutq__stderr"q__aeabi_stdinCq__aeabi_stdoutCq__aeabi_stderrCPsize_t.*¸__state1#__state2#l¼__stdin%__stdout4__stderrG__aeabi_stdin[__aeabi_stdoutp__aeabi_stderrjkl__stdlib_h __ARMCLIB_VERSION 5060037__LONGLONG long long_ARMABI __declspec(__nothrow)_ARMABI_PURE __declspec(__nothrow) __attribute__((const))_ARMABI_NORETURN __declspec(__nothrow) __declspec(__noreturn)_ARMABI_THROW !__STDLIB_DECLS )__USE_C99_STDLIB 1-__CLIBNS4__CLIBNS GNULLHNULL 0mEXIT_FAILURE 1oEXIT_SUCCESS 0RAND_MAX 0x7fffffffMB_CUR_MAX ( __aeabi_MB_CUR_MAX() )¥__fpsr_IXE 0x100000¦__fpsr_UFE 0x80000§__fpsr_OFE 0x40000¨__fpsr_DZE 0x20000©__fpsr_IOE 0x10000«__fpsr_IXC 0x10¬__fpsr_UFC 0x8__fpsr_OFC 0x4®__fpsr_DZC 0x2¯__fpsr_IOC 0x1ý__LONGLONG\P C:\Keil_v5\ARM\ARMCC\Bin\..\include\stdlib.hstddef.hÀC:\Keil_v5\ARM\ARMCC\Bin\..\include\stdlib.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]intlonglong longuvoidcharunsigned intunsigned shortPdiv_t \))ldiv_tquot#rem#Pldiv_tã^/)¸lldiv_tquot#rem#Plldiv_ta2)í_rand_stateäá8__xX#)_ANSI_rand_state__x#N§%§%¯V"¦¬"«"P__heapprt³ò)ò__sdiv32by16quot#rem#P__sdiv32by16Éÿ0)°__udiv32by16quot´#rem´#P__udiv32by169)î__sdiv64by32rem#quot#P__sdiv64by32E0Psize_t´.Pwchar_tÄ@)Âdiv_tquot#rem#nop __CMSIS_VERSION_H #__CM_CMSIS_VERSION_MAIN ( 5U)$__CM_CMSIS_VERSION_SUB ( 3U)%__CM_CMSIS_VERSION ((__CM_CMSIS_VERSION_MAIN << 16U) | __CM_CMSIS_VERSION_SUB )xl ..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\cmsis\include\cmsis_version.h
..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\cmsis\include\cmsis_version.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\pan1070-ndk-v0.7.0\01_SDK\nimble\samples\bluetooth\ble_central\keil_107xrst__CMSIS_ARMCC_H $__ARM_ARCH_6M__ 19__ASM __asm<__INLINE __inline?__STATIC_INLINE static __inlineB__STATIC_FORCEINLINE static __forceinlineE__NO_RETURN __declspec(noreturn)H__USED __attribute__((used))K__WEAK __attribute__((weak))N__PACKED __attribute__((packed))Q__PACKED_STRUCT __packed structT__PACKED_UNION __packed unionW__UNALIGNED_UINT32(x) (*((__packed uint32_t *)(x)))Z__UNALIGNED_UINT16_WRITE(addr,val) ((*((__packed uint16_t *)(addr))) = (val))]__UNALIGNED_UINT16_READ(addr) (*((const __packed uint16_t *)(addr)))`__UNALIGNED_UINT32_WRITE(addr,val) ((*((__packed uint32_t *)(addr))) = (val))c__UNALIGNED_UINT32_READ(addr) (*((const __packed uint32_t *)(addr)))f__ALIGNED(x) __attribute__((aligned(x)))i__RESTRICT __restrictl__COMPILER_BARRIER() __memory_changed()r__PROGRAM_START __mainv__INITIAL_SP Image$$ARM_LIB_STACK$$ZI$$Limitz__STACK_LIMIT Image$$ARM_LIB_STACK$$ZI$$Base~__VECTOR_TABLE __Vectors__VECTOR_TABLE_ATTRIBUTE __attribute((used, section("RESET"))) __NOP __nop§__WFI __wfi¯__WFE __wfe¶__SEV __sev¿__ISB() do { __schedule_barrier(); __isb(0xF); __schedule_barrier(); } while (0U)Ê__DSB() do { __schedule_barrier(); __dsb(0xF); __schedule_barrier(); } while (0U)Õ__DMB() do { __schedule_barrier(); __dmb(0xF); __schedule_barrier(); } while (0U)â__REV __rev__ROR __ror__BKPT(value) __breakpoint(value)¹__CLZ __clztj ..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\cmsis\include\cmsis_armcc.h
..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\cmsis\include\cmsis_armcc.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\pan1070-ndk-v0.7.0\01_SDK\nimble\samples\bluetooth\ble_central\keil_107x;Ï__get_CONTROLYa__resultYY__regControlYP<«__set_CONTROL$YcontrolY__regControlYP;Ä·__get_IPSRYa__resultYY__regIPSRYP;ÿÃ__get_APSRYa__resultYY__regAPSRYP;ºÏ__get_xPSRYa__resultYY__regXPSRYP;Û__get_PSPYa__resultYY__regProcessStackPointerYP<Ìç__set_PSP$YtopOfProcStackY__regProcessStackPointerYP;ó__get_MSPYa__resultYY__regMainStackPointerYP<Øÿ__set_MSP$YtopOfMainStackY__regMainStackPointerYP;__get_PRIMASKYa__resultYY__regPriMaskYP<Ó__set_PRIMASK$YpriMaskY__regPriMaskYP;ýö__get_FPSCRYa__resultY<__set_FPSCR$Yfpscr;ä¡9__RBITY$Yvaluea__resultY\resultY\sY;±    ý8__SSAT$val$Ysata__result°    \max±\min±;ü    9__USATY$val$Ysata__resultYû    \maxüYvwx__CMSIS_COMPILER_H "¸¯ ..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\cmsis\include\C:\Keil_v5\ARM\ARMCC\Bin\..\include\cmsis_compiler.hstdint.hcmsis_armcc.h
..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\cmsis\include\cmsis_compiler.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\pan1070-ndk-v0.7.0\01_SDK\nimble\samples\bluetooth\ble_central\keil_107xz{| __CORE_CM0_H_GENERIC "?B__CM0_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN)C__CM0_CMSIS_VERSION_SUB (__CM_CMSIS_VERSION_SUB)D__CM0_CMSIS_VERSION ((__CM0_CMSIS_VERSION_MAIN << 16U) | __CM0_CMSIS_VERSION_SUB )G__CORTEX_M (0U)L__FPU_USED 0Us__CORE_CM0_H_DEPENDANT ¢__I volatile const¤__O volatile¥__IO volatile¨__IM volatile const©__OM volatileª__IOM volatileÕAPSR_N_Pos 31UÖAPSR_N_Msk (1UL << APSR_N_Pos)ØAPSR_Z_Pos 30UÙAPSR_Z_Msk (1UL << APSR_Z_Pos)ÛAPSR_C_Pos 29UÜAPSR_C_Msk (1UL << APSR_C_Pos)ÞAPSR_V_Pos 28UßAPSR_V_Msk (1UL << APSR_V_Pos)ðIPSR_ISR_Pos 0UñIPSR_ISR_Msk (0x1FFUL )xPSR_N_Pos 31UxPSR_N_Msk (1UL << xPSR_N_Pos)xPSR_Z_Pos 30UxPSR_Z_Msk (1UL << xPSR_Z_Pos)xPSR_C_Pos 29UxPSR_C_Msk (1UL << xPSR_C_Pos)xPSR_V_Pos 28UxPSR_V_Msk (1UL << xPSR_V_Pos)xPSR_T_Pos 24UxPSR_T_Msk (1UL << xPSR_T_Pos)xPSR_ISR_Pos 0UxPSR_ISR_Msk (0x1FFUL )ªCONTROL_SPSEL_Pos 1U«CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos)ãSCB_CPUID_IMPLEMENTER_Pos 24UäSCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)æSCB_CPUID_VARIANT_Pos 20UçSCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos)éSCB_CPUID_ARCHITECTURE_Pos 16UêSCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)ìSCB_CPUID_PARTNO_Pos 4UíSCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos)ïSCB_CPUID_REVISION_Pos 0UðSCB_CPUID_REVISION_Msk (0xFUL )óSCB_ICSR_NMIPENDSET_Pos 31UôSCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos)öSCB_ICSR_PENDSVSET_Pos 28U÷SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos)ùSCB_ICSR_PENDSVCLR_Pos 27UúSCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos)üSCB_ICSR_PENDSTSET_Pos 26UýSCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos)ÿSCB_ICSR_PENDSTCLR_Pos 25USCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos)SCB_ICSR_ISRPREEMPT_Pos 23USCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos)SCB_ICSR_ISRPENDING_Pos 22USCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos)SCB_ICSR_VECTPENDING_Pos 12USCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)SCB_ICSR_VECTACTIVE_Pos 0USCB_ICSR_VECTACTIVE_Msk (0x1FFUL )SCB_AIRCR_VECTKEY_Pos 16USCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)SCB_AIRCR_VECTKEYSTAT_Pos 16USCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)SCB_AIRCR_ENDIANESS_Pos 15USCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos)SCB_AIRCR_SYSRESETREQ_Pos 2USCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos)SCB_AIRCR_VECTCLRACTIVE_Pos 1USCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)SCB_SCR_SEVONPEND_Pos 4U SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos)¢SCB_SCR_SLEEPDEEP_Pos 2U£SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos)¥SCB_SCR_SLEEPONEXIT_Pos 1U¦SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos)©SCB_CCR_STKALIGN_Pos 9UªSCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos)¬SCB_CCR_UNALIGN_TRP_Pos 3USCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos)°SCB_SHCSR_SVCALLPENDED_Pos 15U±SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos)ÉSysTick_CTRL_COUNTFLAG_Pos 16UÊSysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos)ÌSysTick_CTRL_CLKSOURCE_Pos 2UÍSysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos)ÏSysTick_CTRL_TICKINT_Pos 1UÐSysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos)ÒSysTick_CTRL_ENABLE_Pos 0UÓSysTick_CTRL_ENABLE_Msk (1UL )ÖSysTick_LOAD_RELOAD_Pos 0U×SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL )ÚSysTick_VAL_CURRENT_Pos 0UÛSysTick_VAL_CURRENT_Msk (0xFFFFFFUL )ÞSysTick_CALIB_NOREF_Pos 31UßSysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos)áSysTick_CALIB_SKEW_Pos 30UâSysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos)äSysTick_CALIB_TENMS_Pos 0UåSysTick_CALIB_TENMS_Msk (0xFFFFFFUL )_VAL2FLD(field,value) (((uint32_t)(value) << field ## _Pos) & field ## _Msk)_FLD2VAL(field,value) (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)SCS_BASE (0xE000E000UL)SysTick_BASE (SCS_BASE + 0x0010UL)NVIC_BASE (SCS_BASE + 0x0100UL)SCB_BASE (SCS_BASE + 0x0D00UL)SCB ((SCB_Type *) SCB_BASE )SysTick ((SysTick_Type *) SysTick_BASE )NVIC ((NVIC_Type *) NVIC_BASE )¿NVIC_SetPriorityGrouping __NVIC_SetPriorityGroupingÀNVIC_GetPriorityGrouping __NVIC_GetPriorityGroupingÁNVIC_EnableIRQ __NVIC_EnableIRQÂNVIC_GetEnableIRQ __NVIC_GetEnableIRQÃNVIC_DisableIRQ __NVIC_DisableIRQÄNVIC_GetPendingIRQ __NVIC_GetPendingIRQÅNVIC_SetPendingIRQ __NVIC_SetPendingIRQÆNVIC_ClearPendingIRQ __NVIC_ClearPendingIRQÈNVIC_SetPriority __NVIC_SetPriorityÉNVIC_GetPriority __NVIC_GetPriorityÊNVIC_SystemReset __NVIC_SystemResetÓNVIC_SetVector __NVIC_SetVectorÔNVIC_GetVector __NVIC_GetVector×NVIC_USER_IRQ_OFFSET 16ÛEXC_RETURN_HANDLER (0xFFFFFFF1UL)ÜEXC_RETURN_THREAD_MSP (0xFFFFFFF9UL)ÝEXC_RETURN_THREAD_PSP (0xFFFFFFFDUL)â_BIT_SHIFT(IRQn) ( ((((uint32_t)(int32_t)(IRQn)) ) & 0x03UL) * 8UL)ã_SHP_IDX(IRQn) ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >> 2UL) )ä_IP_IDX(IRQn) ( (((uint32_t)(int32_t)(IRQn)) >> 2UL) )æ__NVIC_SetPriorityGrouping(X) (void)(X)ç__NVIC_GetPriorityGrouping() (0U)È¿ ..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\cmsis\include\C:\Keil_v5\ARM\ARMCC\Bin\..\include\core_cm0.hstdint.hcmsis_version.hcmsis_compiler.hø
..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\cmsis\include\core_cm0.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\pan1070-ndk-v0.7.0\01_SDK\nimble\samples\bluetooth\ble_central\keil_107x*ß!_reserved0Y#!VY#!CY#!ZY#!NY#SòbwYPAPSR_Type_Ò*°!ISRY#    !_reserved0Y#SÃbwYPIPSR_Type°í*Þ!ISRY#    !_reserved0Y#!TY#!_reserved1Y#!VY#!CY#!ZY#!NY#SñbÕwYPxPSR_Type^*È!_reserved0Y#!SPSELY#!_reserved1Y#SÛbwYPCONTROL_TypeÈ§*ñ þñISERõ#YRESERVED0
#¯ñICER&#ÇYRESERVED1<#âñISPRY#úYRESERVED2o#ñICPR#YRESERVED3¢#ÊY?RESERVED4¿#åñIPÜ#tYPNVIC_TypeðÆ*    (CPUID#ICSRñ#RESERVED0Y#AIRCRñ#SCRñ#CCRñ#RESERVED1Y#øñSHPo#SHCSRñ#$YtPSCB_Type    à*á    CTRLñ#LOADñ#VALñ#CALIB#PSysTick_Type¬Æ<
ï__NVIC_EnableIRQ$IRQn;Ø
__NVIC_GetEnableIRQY$IRQna__resultY<þ
__NVIC_DisableIRQ$IRQn;¼¨__NVIC_GetPendingIRQY$IRQna__resultY<å»__NVIC_SetPendingIRQ$IRQn<Ê__NVIC_ClearPendingIRQ$IRQn<ÆÜ__NVIC_SetPriority$IRQn$Ypriority; ô__NVIC_GetPriorityY$IRQna__resultY;·NVIC_EncodePriorityY$YPriorityGroup$YPreemptPriority$YSubPrioritya__resultY\PriorityGroupTmpY\PreemptPriorityBitsY\SubPriorityBitsY<ä¨NVIC_DecodePriority$YPriority$YPriorityGroup$êpPreemptPriority$êpSubPriority\PriorityGroupTmpY\PreemptPriorityBitsY\SubPriorityBitsY"Yä<®À__NVIC_SetVector$IRQn$Yvector\vectorsY;öÐ__NVIC_GetVectorY$IRQna__resultY\vectorsY<Û"__NVIC_SystemReset;¿üSCB_GetFPUTypeYa__resultY;øSysTick_ConfigY$Yticksa__resultY~__SYSTEM_PANSERIES_H__ ¸® ..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\device\Include\C:\Keil_v5\ARM\ARMCC\Bin\..\include\system_PanSeries.hstdint.hstdbool.h°
..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\device\Include\system_PanSeries.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\pan1070-ndk-v0.7.0\01_SDK\nimble\samples\bluetooth\ble_central\keil_107xfloat_Bool*À¶:rsvd0+#!pmu_vbg_trim:#!rsvd1:#!pmu_vbg_volt_l:#pmu_vbg_volt_h:#!hp_ldo_trim:# !hp_ldo_volt_l:# hp_ldo_volt_h:#!!lph_ldo_trim:#"!lph_ldo_volt_l:#"lph_ldo_volt_h:##!lpl_ldo_trim:#$!lpl_ldo_volt_l:#$lpl_ldo_volt_h:#%!flash_ldo_trim:#&!rsvd2:#&!flash_ldo_volt_l:#&flash_ldo_volt_h:#'!ana_ldo_trim:#(!rffe_ldo_trim:#(!fsyn_ldo_trim:#)!adc_ldo_trim:#)!vco_ldo_trim:#*!ipoly_trim:#*!rsvd3:#*!bod_vref_trim:#+!rsvd4:#+!bod_vref_volt_l:#+bod_vref_volt_h:#,rsvd5:#-!xtl_core:#.!xth_icore:#.!rch_bias:#.!dpll_vco_freq_trim:#.!dpll_kvco_ctrl:#/!dpll_icp_ctrl:#/!dpll_icp_bias:#/!rsvd6:#/!adc_vbg_1v20_trim:#0!ptat_temp_trim:#0adc_vbg_1v20_voltI#1rch_trim:#3rch_freqY#4!rcl_coarse_trim:#8!lph_ldo_vref_trim:#8!rsvd7:#8rcl_fine_trim:#9rcl_freqI#:analog_temp_voltI#<Ð:    rsvd_0x3eÅ#>analog_0p6v_voltI#H:    rsvd8û#J!buck_imax_cal_trim:#T!rsvd9:#T!buck_zero_cal_trim:#U!rsvd10:#U!buck_out_trim:#V!rsvd11:#Vbuck_vout_voltI#Wadc_vdd_kI#Yadc_vdd_bÿ#[adc_vbg_kI#\adc_vbg_b #^adc_temp_voltI#`current_temp_value #bbattery_trim:#dÛ:rsvd12P#eô:uidi#lchip_info:#ucp_version:#vft_version:#wcp_pass_flag:#xft_pass_flag:#ycp_checksum:#zft_checksum:#{:user_rw_data#|º:mac_addr/#xth_xocap_a#xth_xocap_m#xth_xocap_n#xth_xocap_trim:#xtl_xocap_a#xtl_xocap_m#xtl_xocap_n#xtl_xocap_trim:#þt
adc_vbg_kbõ# adc_vbat_kI#¼adc_vbat_b #¾adc_vbat_dtemp_k #Àadc_vbat_dtemp_b #Âadc_temp_k#Äadc_ctrl2Y#Èadc_extsmptY#Ìxth_fix_code1:#Ðxth_fix_code2:#Ñxtl_fix_code1:#Òxtl_fix_code2:#Ó:*rsvd13
#Ôft_checksum2:#ÿRô_otp_structÝ:ÿd8Q
mþ
m_v2&PADC_VBG_KB_TÇ
POTP_STRUCT_T@
ÑqisFtDataValidqvec_remap_adrY)þ_adc_vbg_kbadc_vbg_kI#adc_vbg_b #*²#:rsvd0#!pmu_vbg_trim:#!rsvd1:#!pmu_vbg_volt_l:#pmu_vbg_volt_h:#!hp_ldo_trim:# !hp_ldo_volt_l:# hp_ldo_volt_h:#!!lph_ldo_trim:#"!lph_ldo_volt_l:#"lph_ldo_volt_h:##!lpl_ldo_trim:#$!lpl_ldo_volt_l:#$lpl_ldo_volt_h:#%!flash_ldo_trim:#&!rsvd2:#&!flash_ldo_volt_l:#&flash_ldo_volt_h:#'!ana_ldo_trim:#(!rffe_ldo_trim:#(!fsyn_ldo_trim:#)!adc_ldo_trim:#)!vco_ldo_trim:#*!ipoly_trim:#*!rsvd3:#*!bod_vref_trim:#+!rsvd4:#+!bod_vref_volt_l:#+bod_vref_volt_h:#,!adc_vbg_1v17_trim:#-!rsvd5:#-adc_vbg_1v17_voltI#.!adc_vbg_1v20_trim:#0!rsvd6:#0adc_vbg_1v20_voltI#1rch_trim:#3rch_freqY#4!rcl_coarse_trim:#8!rsvd7:#8rcl_fine_trim:#9rcl_freqI#:xth_xocap_a#<xth_xocap_m#@xth_xocap_n#Dxtl_xocap_a#Hxtl_xocap_m#Lxtl_xocap_n#P!buck_imax_cal_trim:#T!rsvd8:#T!buck_zero_cal_trim:#U!rsvd9:#U!buck_out_trim:#V!rsvd10:#Vbuck_vout_voltI#Wadc_vdd_kI#Yadc_vdd_bÿ#[adc_vbg_kI#\adc_vbg_b #^adc_temp_voltI#`current_temp_value #bbattery_trim:#d!pa_power_calib_trim_6dbm:#e!pa_power_calib_trim_0dbm:#eÛ!:mac_addrÐ#fö!:uidë#lchip_info:#ucp_version:#vft_version:#wcp_pass_flag:#xft_pass_flag:#ycp_checksum:#zft_checksum:#{#:user_rw_data#|2´
isFtDataValid±
vec_remap_adr__PAN_SYS_LOG_H__ DBG_ON 0INFO_ON 1WARN_ON 1ERR_ON 1TEST_ON 1ASSERT_ON 1SYS_ABORT() do { } while (1)!LOG(flags,__VA_ARGS__...) do { if (flags) printf(__VA_ARGS__); } while (0)'SYS_DBG(fmt,__VA_ARGS__...) LOG(DBG_ON, "[SYS DBG] %s:%s():%d, " fmt, __FILE__, __FUNCTION__, __LINE__, ## __VA_ARGS__)(SYS_INFO(fmt,__VA_ARGS__...) LOG(INFO_ON, "[SYS INFO] %s:%s():%d, " fmt, __FILE__, __FUNCTION__, __LINE__, ## __VA_ARGS__))SYS_WARN(fmt,__VA_ARGS__...) LOG(WARN_ON, "[SYS WARN] %s:%s():%d, " fmt, __FILE__, __FUNCTION__, __LINE__, ## __VA_ARGS__)*SYS_TEST(__VA_ARGS__...) LOG(TEST_ON, __VA_ARGS__),SYS_ERR(fmt,__VA_ARGS__...) do { LOG(ERR_ON, "[SYS ERR] %s:%s():%d, "fmt, __FILE__, __FUNCTION__, __LINE__, ## __VA_ARGS__); if (ERR_ON) SYS_ABORT(); } while (0)5SYS_ASSERT(expr) ((expr) ? (void)0u : SYS_AssertError((uint8_t*)__FILE__, __LINE__))°§ ..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\device\Include\C:\Keil_v5\ARM\ARMCC\Bin\..\include\pan_sys_log.hstdio.hstdint.h
..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\device\Include\pan_sys_log.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\pan1070-ndk-v0.7.0\01_SDK\nimble\samples\bluetooth\ble_central\keil_107x __PAN_SYS_H__  SYS_MFP_TYPE_Msk(bit) (1UL << ((bit) +16))!SYS_MFP_ALT_Msk(bit) (1UL << ((bit) + 8))"SYS_MFP_MFP_Msk(bit) (1UL << ((bit) ))$SYS_MFP_GPIO 0x00000000UL'SYS_MFP_P00_GPIO 0x00000000UL(SYS_MFP_P00_SWD_CLK 0x00000001UL)SYS_MFP_P00_UART1_RX 0x00000100UL*SYS_MFP_P00_I2C0_SCL 0x00000101UL+SYS_MFP_P00_SPI0_CLK 0x00010000UL,SYS_MFP_P00_LL_DBG_14 0x00010001UL-SYS_MFP_P00_MDM_DBG_11 0x00010100UL.SYS_MFP_P00_RESERVED 0x00010101UL/SYS_MFP_P00_Msk 0x00010101UL1SYS_MFP_P01_GPIO 0x00000000UL2SYS_MFP_P01_SWD_DAT 0x00000002UL3SYS_MFP_P01_UART1_TX 0x00000200UL4SYS_MFP_P01_I2C0_SDA 0x00000202UL5SYS_MFP_P01_SPI0_CS 0x00020000UL6SYS_MFP_P01_LL_DBG_15 0x00020002UL7SYS_MFP_P01_MDM_DBG_12 0x00020200UL8SYS_MFP_P01_RESERVED 0x00020202UL9SYS_MFP_P01_Msk 0x00020202UL;SYS_MFP_P02_GPIO 0x00000000UL<SYS_MFP_P02_UART0_CTS 0x00000004UL=SYS_MFP_P02_SPI1_MISO 0x00000400UL>SYS_MFP_P02_PWM_CH3 0x00000404UL?SYS_MFP_P02_UART1_CTS 0x00040000UL@SYS_MFP_P02_LL_DBG_8 0x00040004ULASYS_MFP_P02_MDM_DBG_19 0x00040400ULBSYS_MFP_P02_RESERVED 0x00040404ULCSYS_MFP_P02_Msk 0x00040404ULESYS_MFP_P03_GPIO 0x00000000ULFSYS_MFP_P03_UART0_CTS 0x00000008ULGSYS_MFP_P03_SPI0_CS 0x00000800ULHSYS_MFP_P03_PWM_CH2 0x00000808ULISYS_MFP_P03_TIMER0_CNT_OUT 0x00080000ULJSYS_MFP_P03_LL_DBG_8 0x00080008ULKSYS_MFP_P03_MDM_DBG_5 0x00080800ULLSYS_MFP_P03_RESERVED 0x00080808ULMSYS_MFP_P03_Msk 0x00080808ULOSYS_MFP_P04_GPIO 0x00000000ULPSYS_MFP_P04_UART0_RTS 0x00000010ULQSYS_MFP_P04_SPI0_CLK 0x00001000ULRSYS_MFP_P04_PWM_CH3 0x00001010ULSSYS_MFP_P04_TIMER0_EXT 0x00100000ULTSYS_MFP_P04_LL_DBG_9 0x00100010ULUSYS_MFP_P04_MDM_DBG_6 0x00101000ULVSYS_MFP_P04_RESERVED 0x00101010ULWSYS_MFP_P04_Msk 0x00101010ULYSYS_MFP_P05_GPIO 0x00000000ULZSYS_MFP_P05_UART0_TX 0x00000020UL[SYS_MFP_P05_SPI0_MISO 0x00002000UL\SYS_MFP_P05_PWM_CH4 0x00002020UL]SYS_MFP_P05_EXT_STADC 0x00200000UL^SYS_MFP_P05_LL_DBG_12 0x00200020UL_SYS_MFP_P05_MDM_DBG_9 0x00202000UL`SYS_MFP_P05_RESERVED 0x00202020ULaSYS_MFP_P05_Msk 0x00202020ULcSYS_MFP_P06_GPIO 0x00000000ULdSYS_MFP_P06_UART0_RX 0x00000040ULeSYS_MFP_P06_SPI0_MISO 0x00004000ULfSYS_MFP_P06_PWM_CH5 0x00004040ULgSYS_MFP_P06_TIMER1_EXT 0x00400000ULhSYS_MFP_P06_LL_DBG_13 0x00400040ULiSYS_MFP_P06_MDM_DBG_3 0x00404000ULjSYS_MFP_P06_AHB_CLK 0x00404040ULkSYS_MFP_P06_Msk 0x00404040ULmSYS_MFP_P07_GPIO 0x00000000ULnSYS_MFP_P07_UART1_RX 0x00000080ULoSYS_MFP_P07_I2C0_SCL 0x00008000ULpSYS_MFP_P07_SPI0_MOSI 0x00008080ULqSYS_MFP_P07_PWM_CH0 0x00800000ULrSYS_MFP_P07_LL_DBG_10 0x00800080ULsSYS_MFP_P07_MDM_DBG_7 0x00808000ULtSYS_MFP_P07_RESERVED 0x00808080ULuSYS_MFP_P07_Msk 0x00808080ULxSYS_MFP_P10_GPIO 0x00000000ULySYS_MFP_P10_UART1_TX 0x00000001ULzSYS_MFP_P10_I2C0_SDA 0x00000100UL{SYS_MFP_P10_SPI0_MISO 0x00000101UL|SYS_MFP_P10_PWM_CH5 0x00010000UL}SYS_MFP_P10_LL_DBG_11 0x00010001UL~SYS_MFP_P10_MDM_DBG_8 0x00010100ULSYS_MFP_P10_RESERVED 0x00010101ULSYS_MFP_P10_Msk 0x00010101ULSYS_MFP_P11_GPIO 0x00000000ULSYS_MFP_P11_UART1_RTS 0x00000002ULSYS_MFP_P11_SPI0_MOSI 0x00000200ULSYS_MFP_P11_PWM_CH7 0x00000202ULSYS_MFP_P11_CLK_32K 0x00020000ULSYS_MFP_P11_LL_DBG_9 0x00020002ULSYS_MFP_P11_MDM_DBG_0 0x00020200ULSYS_MFP_P11_UART0_TX 0x00020202ULSYS_MFP_P11_Msk 0x00020202ULSYS_MFP_P12_GPIO 0x00000000ULSYS_MFP_P12_UART0_RX 0x00000004ULSYS_MFP_P12_PWM_CH4 0x00000400ULSYS_MFP_P12_TIMER0_CNT_OUT 0x00000404ULSYS_MFP_P12_UART1_TX 0x00040000ULSYS_MFP_P12_LL_DBG_4 0x00040004ULSYS_MFP_P12_MDM_DBG_17 0X00040400ULSYS_MFP_P12_SPI0_MISO 0x00040404ULSYS_MFP_P12_Msk 0x00040404ULSYS_MFP_P13_GPIO 0x00000000ULSYS_MFP_P13_UART0_RTS 0x00000008ULSYS_MFP_P13_I2C0_SDA 0x00000800ULSYS_MFP_P13_PWM_CH3 0x00000808ULSYS_MFP_P13_LL_DBG_3 0x00080000ULSYS_MFP_P13_MDM_DBG_16 0x00080008ULSYS_MFP_P13_SPI1_CS 0x00080800ULSYS_MFP_P13_SPI0_CS 0x00080808ULSYS_MFP_P13_Msk 0x00080808UL SYS_MFP_P14_GPIO 0x00000000UL¡SYS_MFP_P14_UART0_CTS 0x00000010UL¢SYS_MFP_P14_I2C0_SCL 0x00001000UL£SYS_MFP_P14_PWM_CH2 0x00001010UL¤SYS_MFP_P14_LL_DEBUG_2 0x00100000UL¥SYS_MFP_P14_MDM_DBG_15 0x00100010UL¦SYS_MFP_P14_SPI0_CLK 0x00101000UL§SYS_MFP_P14_RESERVED 0x00101010UL¨SYS_MFP_P14_Msk 0x00101010ULªSYS_MFP_P15_GPIO 0x00000000UL«SYS_MFP_P15_SPI0_CS 0x00000020UL¬SYS_MFP_P15_PWM_CH5 0x00002000ULSYS_MFP_P15_TIMER0_EXT 0x00002020UL®SYS_MFP_P15_UART0_RX 0x00200000UL¯SYS_MFP_P15_LL_DBG_5 0x00200020UL°SYS_MFP_P15_MDM_DBG_18 0x00202000UL±SYS_MFP_P15_RESERVED 0x00202020UL²SYS_MFP_P15_Msk 0x00202020UL´SYS_MFP_P16_GPIO 0x00000000ULµSYS_MFP_P16_UART0_TX 0x00000040UL¶SYS_MFP_P16_TIMER2_CNT_OUT 0x00004000UL·SYS_MFP_P16_PWM_CH0 0x00004040UL¸SYS_MFP_P16_LL_DBG_0 0x00400000UL¹SYS_MFP_P16_MDM_DBG_13 0x00400040ULºSYS_MFP_P16_SPI1_CLK 0x00404000UL»SYS_MFP_P16_I2C0_SCL 0x00404040UL¼SYS_MFP_P16_Msk 0x00404040UL¾SYS_MFP_P17_GPIO 0x00000000UL¿SYS_MFP_P17_UART0_RX 0x00000080ULÀSYS_MFP_P17_TIMER2_EXT 0x00008000ULÁSYS_MFP_P17_PWM_CH1 0x00008080ULÂSYS_MFP_P17_LL_DBG_1 0x00800000ULÃSYS_MFP_P17_MDM_DBG_14 0x00800080ULÄSYS_MFP_P17_RCH 0x00808000ULÅSYS_MFP_P17_RESERVED 0x00808080ULÆSYS_MFP_P17_Msk 0x00808080ULÉSYS_MFP_P20_GPIO 0x00000000ULÊSYS_MFP_P20_SPI1_MISO 0x00000001ULËSYS_MFP_P20_PWM_CH6 0x00000100ULÌSYS_MFP_P20_TADC_CLK 0x00000101ULÍSYS_MFP_P20_LL_DBG_6 0x00010000ULÎSYS_MFP_P20_MDM_DBG_2 0x00010001ULÏSYS_MFP_P20_XTL_C1_CLK 0x00010100ULÐSYS_MFP_P20_RESERVED 0x00010101ULÑSYS_MFP_P20_Msk 0x00010101ULÓSYS_MFP_P21_GPIO 0x00000000ULÔSYS_MFP_P21_SPI1_MOSI 0x00000002ULÕSYS_MFP_P21_PWM_CH7 0x00000200ULÖSYS_MFP_P21_TADC_VLD 0x00000202UL×SYS_MFP_P21_LL_DBG_7 0x00020000ULØSYS_MFP_P21_MDM_DBG_1 0x00020002ULÙSYS_MFP_P21_XTL_C2_CLK 0x00020200ULÚSYS_MFP_P21_RESERVED 0x00020202ULÛSYS_MFP_P21_Msk 0x00020202ULÝSYS_MFP_P22_GPIO 0x00000000ULÞSYS_MFP_P22_SPI1_CLK 0x00000004ULßSYS_MFP_P22_PWM_CH0 0x00000400ULàSYS_MFP_P22_RESERVED 0x00000404ULáSYS_MFP_P22_TADC_DATl 0x00040000ULâSYS_MFP_P22_MDM_DBG_0 0x00040004ULãSYS_MFP_P22_SPI0_MOSI 0x00040400ULäSYS_MFP_P22_RESERVED1 0x00040404ULåSYS_MFP_P22_Msk 0x00040404ULçSYS_MFP_P23_GPIO 0x00000000ULèSYS_MFP_P23_SPI1_CS 0x00000008ULéSYS_MFP_P23_PWM_CH1 0x00000800ULêSYS_MFP_P23_DPLL_DIV8 0x00000808ULëSYS_MFP_P23_TADC_DATH 0x00080000ULìSYS_MFP_P23_MDM_DBG_10 0x00080008ULíSYS_MFP_P23_I2C0_SCL 0x00080800ULîSYS_MFP_P23_RESERVED 0x00080808ULïSYS_MFP_P23_Msk 0x00080808ULñSYS_MFP_P24_GPIO 0x00000000ULòSYS_MFP_P24_SPI1_MISO 0x00000010ULóSYS_MFP_P24_UART1_RX 0x00001000ULôSYS_MFP_P24_PWM_CH2 0x00001010ULõSYS_MFP_P24_TIMER1_CNT_OUT 0x00100000ULöSYS_MFP_P24_MDM_DBG_4 0x00100010UL÷SYS_MFP_P24_RESERVED 0x00101000ULøSYS_MFP_P24_RESERVED1 0x00101010ULùSYS_MFP_P24_Msk 0x00101010ULûSYS_MFP_P25_GPIO 0x00000000ULüSYS_MFP_P25_SPI1_MOSI 0x00000020ULýSYS_MFP_P25_UART1_TX 0x00002000ULþSYS_MFP_P25_PWM_CH3 0x00002020ULÿSYS_MFP_P25_MDM_DBG_5 0x00200000ULSYS_MFP_P25_RESERVED 0x00200020ULSYS_MFP_P25_I2C0_SDA 0x00202000ULSYS_MFP_P25_RESERVED1 0x00202020ULSYS_MFP_P25_Msk 0x00202020ULSYS_MFP_P26_GPIO 0x00000000ULSYS_MFP_P26_UART1_RTS 0x00000040ULSYS_MFP_P26_PWM_CH4 0x00004000ULSYS_MFP_P26_SPI1_CS 0x00004040ULSYS_MFP_P26_MDM_DBG_4 0x00400000ULSYS_MFP_P26_MDM_DBG_10 0x00400040ULSYS_MFP_P26_RESERVED 0x00404000ULSYS_MFP_P26_RESERVED1 0x00404040ULSYS_MFP_P26_Msk 0x00404040ULSYS_MFP_P27_GPIO 0x00000000ULSYS_MFP_P27_UART1_CTS 0x00000080ULSYS_MFP_P27_PWM_CH5 0x00008000ULSYS_MFP_P27_SPI1_CLK 0x00008080ULSYS_MFP_P27_RESERVED 0x00800000ULSYS_MFP_P27_MDM_DBG_20 0x00800080ULSYS_MFP_P27_XTH 0x00808000ULSYS_MFP_P27_RESERVED1 0x00808080ULSYS_MFP_P27_Msk 0x00808080ULSYS_MFP_P30_GPIO 0x00000000ULSYS_MFP_P30_UART1_RX 0x00000001ULSYS_MFP_P30_PWM_CH6 0x00000100ULSYS_MFP_P30_SPI1_MISO 0x00000101ULSYS_MFP_P30_MDM_DBG_10 0x00010000ULSYS_MFP_P30_RESERVED 0x00010001UL SYS_MFP_P30_RESERVED1 0x00010100UL¡SYS_MFP_P30_RESERVED2 0x00010101UL¢SYS_MFP_P30_Msk 0x00010101UL¤SYS_MFP_P31_GPIO 0x00000000UL¥SYS_MFP_P31_UART1_TX 0x00000002UL¦SYS_MFP_P31_PWM_CH7 0x00000200UL§SYS_MFP_P31_SPI1_MOSI 0x00000202UL¨SYS_MFP_P31_RESERVED 0x00020000UL©SYS_MFP_P31_RESERVED1 0x00020002ULªSYS_MFP_P31_RESERVED2 0x00020200UL«SYS_MFP_P31_RESERVED3 0x00020202UL¬SYS_MFP_P31_Msk 0x00020202UL¶SYS_SET_MFP(Port,Bit,Func) (SYS->Port ## _MFP = (SYS->Port ## _MFP & ~SYS_MFP_ ## Port ## Bit ## _Msk) | SYS_MFP_ ## Port ## Bit ## _ ## Func)pg ..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\device\Include\pan_sys.h8
..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\device\Include\pan_sys.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\pan1070-ndk-v0.7.0\01_SDK\nimble\samples\bluetooth\ble_central\keil_107x<¢ÃSYS_UnlockReg<·ÔSYS_LockReg__PAN_CLK_H__ CLK_APB1_WDTSEL_MILLI_PULSE (0x00010000UL)CLK_APB1_WDTSEL_RCL32K (0x00000000UL)CLK_APB1_WWDTSEL_MILLI_PULSE (0x00000000UL) CLK_APB1_WWDTSEL_RCL32K (0x00020000UL)"CLK_APB1_TMR0SEL_APB1CLK (0x00000000UL)#CLK_APB1_TMR0SEL_RCL32K (0x00040000UL)$CLK_APB1_TMR0SEL_TM0 (0x00080000UL)&CLK_APB2_TMR1SEL_APB2CLK (0x00000000UL)'CLK_APB2_TMR1SEL_RCL32K (0x00000100UL)(CLK_APB2_TMR1SEL_TM1 (0x00000200UL)*CLK_APB2_TMR2SEL_APB2CLK (0x00000000UL)+CLK_APB2_TMR2SEL_RCL32K (0x00000400UL),CLK_APB2_TMR2SEL_TM2 (0x00000800UL).CLK_APB1_PWM_CH01_SEL_APB (0x00000000UL)/CLK_APB1_PWM_CH01_SEL_CLK32K (0x00100000UL)0CLK_APB1_PWM_CH23_SEL_APB (0x00000000UL)1CLK_APB1_PWM_CH23_SEL_CLK32K (0x00200000UL)2CLK_APB1_PWM_CH45_SEL_APB (0x00000000UL)3CLK_APB1_PWM_CH45_SEL_CLK32K (0x00400000UL)4CLK_APB1_PWM_CH67_SEL_APB (0x00000000UL)5CLK_APB1_PWM_CH67_SEL_CLK32K (0x00800000UL);FREQ_1MHZ (1000000)<FREQ_8MHZ (8000000)=FREQ_16MHZ (16000000)>FREQ_25MHZ (25000000)?FREQ_32MHZ (32000000)@FREQ_48MHZ (48000000)AFREQ_64MHZ (64000000)BFREQ_96MHZ (96000000)CFREQ_50MHZ (50000000)DFREQ_72MHZ (72000000)EFREQ_100MHZ (100000000)LCLK_SYS_SRCSEL_RCH ((uint32_t)0x00000000)MCLK_SYS_SRCSEL_XTH ((uint32_t)0x00000100)NCLK_SYS_SRCSEL_DPLL ((uint32_t)0x00000200)UCLK_DPLL_REF_CLKSEL_RCH ((uint32_t)0x00000000)VCLK_DPLL_REF_CLKSEL_XTH ((uint32_t)0x00000008)WCLK_DPLL_OUT_48M ((uint32_t)0x00000000)XCLK_DPLL_OUT_64M ((uint32_t)0x00000004)`CLK_APB1Periph_I2C0 ((uint32_t)0x00000001)aCLK_APB1Periph_SPI0 ((uint32_t)0x00000002)bCLK_APB1Periph_UART0 ((uint32_t)0x00000008)cCLK_APB1Periph_PWM0_CH01 ((uint32_t)0x00000010)dCLK_APB1Periph_PWM0_CH23 ((uint32_t)0x00000020)eCLK_APB1Periph_PWM0_CH45 ((uint32_t)0x00000040)fCLK_APB1Periph_PWM0_CH67 ((uint32_t)0x00000080)gCLK_APB1Periph_PWM0_EN ((uint32_t)0x00000100)hCLK_APB1Periph_ADC ((uint32_t)0x00000200)iCLK_APB1Periph_WDT ((uint32_t)0x00000400)jCLK_APB1Periph_WWDT ((uint32_t)0x00000800)kCLK_APB1Periph_TMR0 ((uint32_t)0x00001000)lCLK_APB1Periph_MILI_CLK ((uint32_t)0x00002000)mCLK_APB1Periph_All ((uint32_t)0x00003ffb)uCLK_APB2Periph_SPI1 ((uint32_t)0x00000002)vCLK_APB2Periph_UART1 ((uint32_t)0x00000008)wCLK_APB2Periph_TMR1 ((uint32_t)0x00000010)xCLK_APB2Periph_TMR2 ((uint32_t)0x00000020)yCLK_APB2Periph_All ((uint32_t)0x0000003a)CLK_AHBPeriph_DMAC ((uint32_t)0x00000001)CLK_AHBPeriph_GPIO ((uint32_t)0x00000002)CLK_AHBPeriph_SYSTICK ((uint32_t)0x00000004)CLK_AHBPeriph_APB1 ((uint32_t)0x00000008)CLK_AHBPeriph_APB2 ((uint32_t)0x00000010)CLK_AHBPeriph_AHB ((uint32_t)0x00000020)CLK_AHBPeriph_BLE_32M ((uint32_t)0x00000040)CLK_AHBPeriph_BLE_32K ((uint32_t)0x00000080)CLK_AHBPeriph_ROM ((uint32_t)0x00000400)CLK_AHBPeriph_EFUSE ((uint32_t)0x00000800)CLK_AHBPeriph_USB_AHB ((uint32_t)0x00002000)CLK_AHBPeriph_USB_48M ((uint32_t)0x00004000)CLK_AHBPeriph_All ((uint32_t)0x00006CFF)CLK_DivideSource_Ahb (1)CLK_DivideSource_Apb1 (2)CLK_DivideSource_Apb2 (4)CLK_RCL_SELECT (0)CLK_RCH_SELECT (1)CLK_XTL_SELECT (2)CLK_XTH_SELECT (3)CLK_DPLL_SELECT (4)¢CLK_STABLE_STATUS_Pos (24)£CLK_STABLE_STATUS_Msk (0x1ul << CLK_STABLE_STATUS_Pos)¥CLKTRIM_CALC_CLK_SEL_32K (0)¦CLKTRIM_CALC_CLK_SEL_32M (1)¨CLKTRIM_QDEC_CLK_SEL_APB (0)©CLKTRIM_QDEC_CLK_SEL_32K (1)«CLKTRIM_KSCAN_CLK_SEL_APB (0)¬CLKTRIM_KSCAN_CLK_SEL_32K (1)³DMA_RST ((0x0<<24) | CLK_IPRST0_DMARST_Pos )´LL_RST ((0x0<<24) | CLK_IPRST0_RFRST_Pos )µEFUSE_RST ((0x0<<24) | CLK_IPRST0_EFUSERST_Pos )¶USB_RST ((0x0<<24) | CLK_IPRST0_USBRST_Pos )·MDMSTB_RST ((0x0<<24) | CLK_IPRST0_MDMSTDBYRST_Pos )¸MDM_RST ((0x0<<24) | CLK_IPRST0_MDMRST_Pos )¹I2C0_RST ((0x4<<24) | CLK_IPRST1_I2C0RST_Pos )ºSPI0_RST ((0x4<<24) | CLK_IPRST1_SPI0RST_Pos )»SPI1_RST ((0x4<<24) | CLK_IPRST1_SPI1RST_Pos )¼UART0_RST ((0x4<<24) | CLK_IPRST1_UART0RST_Pos )½UART1_RST ((0x4<<24) | CLK_IPRST1_UART1RST_Pos )¾PWM0_RST ((0x4<<24) | CLK_IPRST1_PWM0RST_Pos )¿ADC_RST ((0x4<<24) | CLK_IPRST1_ADCRST_Pos )ÀWDT_RST ((0x4<<24) | CLK_IPRST1_WDTRST_Pos )ÁWWDT_RST ((0x4<<24) | CLK_IPRST1_WWDTRST_Pos )ÂTMR0_RST ((0x4<<24) | CLK_IPRST1_TMR0RST_Pos )ÃTMR1_RST ((0x4<<24) | CLK_IPRST1_TMR1RST_Pos )ÄTMR2_RST ((0x4<<24) | CLK_IPRST1_TMR2RST_Pos )ÅGPIO_RST ((0x4<<24) | CLK_IPRST1_GPIORST_Pos )ÆCLKTRIM_RST ((0x4<<24) | CLK_IPRST1_TRIMRST_Pos )ÎCLK_BODCTL_BOD_INT_EN (0UL<<CLK_BODCTL_BODRSTEN_Pos_3v)ÏCLK_BODCTL_BOD_RST_EN (1UL<<CLK_BODCTL_BODRSTEN_Pos_3v)ÐCLK_BODCTL_BODSEL_1_75V (0UL<<CLK_BODCTL_BODSEL_Pos_3v)ÑCLK_BODCTL_BODSEL_1_95V (1UL<<CLK_BODCTL_BODSEL_Pos_3v)ÒCLK_BODCTL_BODSEL_2_15V (2UL<<CLK_BODCTL_BODSEL_Pos_3v)ÓCLK_BODCTL_BODSEL_2_35V (3UL<<CLK_BODCTL_BODSEL_Pos_3v)ÔCLK_BODCTL_BODSEL_2_55V (4UL<<CLK_BODCTL_BODSEL_Pos_3v)ÕCLK_BODCTL_BODSEL_2_75V (5UL<<CLK_BODCTL_BODSEL_Pos_3v)ÖCLK_BODCTL_BODSEL_2_95V (6UL<<CLK_BODCTL_BODSEL_Pos_3v)ßCLK_BLDBCTL_BODDBSEL_2POW0 0x00000001ULàCLK_BLDBCTL_BODDBSEL_2POW1 0x00000002ULáCLK_BLDBCTL_BODDBSEL_2POW2 0x00000004ULâCLK_BLDBCTL_BODDBSEL_2POW3 0x00000008ULãCLK_BLDBCTL_BODDBSEL_2POW4 0x00000010ULäCLK_BLDBCTL_BODDBSEL_2POW5 0x00000020ULìCLK_BLDBCTL_LVRDBSEL_2POW0 0x00000100ULíCLK_BLDBCTL_LVRDBSEL_2POW1 0x00000200ULîCLK_BLDBCTL_LVRDBSEL_2POW2 0x00000400ULïCLK_BLDBCTL_LVRDBSEL_2POW3 0x00000800ULðCLK_BLDBCTL_LVRDBSEL_2POW4 0x00001000ULñCLK_BLDBCTL_LVRDBSEL_2POW5 0x00002000ULpg ..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\device\Include\pan_clk.h
..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\device\Include\pan_clk.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\pan1070-ndk-v0.7.0\01_SDK\nimble\samples\bluetooth\ble_central\keil_107xCLK_FLASH_CLKDIV_1CLK_FLASH_CLKDIV_2CLK_FLASH_CLKDIV_4CLK_FLASH_CLKDIV_8CLK_FLASH_CLKDIV_16CLK_FLASH_CLKDIV_30<´øCLK_XthStartupConfig<ÜCLK_HCLKConfig$Yu32ClkDiv<CLK_PCLK1Config$Yu32ClkDiv<®CLK_PCLK2Config$Yu32ClkDiv<Ø¾CLK_SetDpllOutputFreq$Yfreq<áCLK_EnableClkTrim$ëNewState<ªïCLK_SelectClkTrimSrc$Ysrc<ßûCLK_SetClkTrimCalClkDiv$Idiv\regY<CLK_SetFlashClkDiv$:div\regY __PAN_ADC_H__ ADC_INPUTRANGE_HIGH (1UL)ADC_INPUTRANGE_LOW (0UL)ADC_CH8_EXT (0UL)ADC_CH8_BGP (ADC_CHEN_CH8SEL_Msk) ADC_CMP0_LESS_THAN (0UL << ADC_CMP0_CMPCOND_Pos)!ADC_CMP1_LESS_THAN (0UL << ADC_CMP1_CMPCOND_Pos)"ADC_CMP0_GREATER_OR_EQUAL_TO (1ul << ADC_CMP0_CMPCOND_Pos)#ADC_CMP1_GREATER_OR_EQUAL_TO (1ul << ADC_CMP1_CMPCOND_Pos)$ADC_TRIGGER_BY_EXT_PIN (0UL << ADC_CTL_HWTRGSEL_Pos)%ADC_TRIGGER_BY_PWM (ADC_CTL_HWTRGSEL_Msk)&ADC_FALLING_EDGE_TRIGGER (0UL << ADC_CTL_HWTRGCOND_Pos)'ADC_RISING_EDGE_TRIGGER (ADC_CTL_HWTRGCOND_Msk),ADC_ADIF_INT (ADC_STATUS_ADIF_Msk)-ADC_CMP0_INT (ADC_STATUS_ADCMPIF0_Msk).ADC_CMP1_INT (ADC_STATUS_ADCMPIF1_Msk)/ADC_FIFO_FULL_INT (ADC_STATUS_INTFLG_FULL_Msk)0ADC_FIFO_EMPTY_INT (ADC_STATUS_INTFLG_EMPTY_Msk)1ADC_FIFO_OVER_INT (ADC_STATUS_INTFLG_OVER_Msk)2ADC_FIFO_HALF_INT (ADC_STATUS_INTFLG_HALF_Msk)8ADC_SAMPLE_CLOCK_0 (0UL)9ADC_SAMPLE_CLOCK_1 (1UL):ADC_SAMPLE_CLOCK_2 (2UL);ADC_SAMPLE_CLOCK_4 (3UL)<ADC_SAMPLE_CLOCK_8 (4UL)=ADC_SAMPLE_CLOCK_16 (5UL)>ADC_SAMPLE_CLOCK_32 (6UL)?ADC_SAMPLE_CLOCK_64 (7UL)@ADC_SAMPLE_CLOCK_128 (8UL)AADC_SAMPLE_CLOCK_256 (9UL)BADC_SAMPLE_CLOCK_512 (10UL)CADC_SAMPLE_CLOCK_1024 (11UL)DADC_SEQMODE_TYPE_23SHUNT (0UL)EADC_SEQMODE_TYPE_1SHUNT (1UL)FADC_SEQMODE_MODESELECT_CH01 (0UL)GADC_SEQMODE_MODESELECT_CH12 (1UL)HADC_SEQMODE_MODESELECT_CH02 (2UL)IADC_SEQMODE_MODESELECT_ONE (3UL)JADC_SEQMODE_PWM0_RISING (0UL)KADC_SEQMODE_PWM0_CENTER (1UL)LADC_SEQMODE_PWM0_FALLING (2UL)MADC_SEQMODE_PWM0_PERIOD (3UL)NADC_SEQMODE_PWM2_RISING (4UL)OADC_SEQMODE_PWM2_CENTER (5UL)PADC_SEQMODE_PWM2_FALLING (6UL)QADC_SEQMODE_PWM2_PERIOD (7UL)RADC_SEQMODE_PWM4_RISING (8UL)SADC_SEQMODE_PWM4_CENTER (9UL)TADC_SEQMODE_PWM4_FALLING (10UL)UADC_SEQMODE_PWM4_PERIOD (11UL)VADC_SEQMODE_PWM6_RISING (12UL)WADC_SEQMODE_PWM6_CENTER (13UL)XADC_SEQMODE_PWM6_FALLING (14UL)YADC_SEQMODE_PWM6_PERIOD (15UL)\ADC_COMPARATOR_0 (0)]ADC_COMPARATOR_1 (1)_ADC_FIFO_TRIG_LEVEL_HALF (0)`ADC_FIFO_TRIG_LEVEL_FULL (1)pg ..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\peripheral\inc\pan_adc.hð
..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\peripheral\inc\pan_adc.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\pan1070-ndk-v0.7.0\01_SDK\nimble\samples\bluetooth\ble_central\keil_107xfloat_BoolPADC_OPT_T`vqm_adc_optqglobal_calc_vbat_mvY;ADC_GetConversionDataY$ADCxa__resultY"Õ;ÝADC_StatusFlag$ADCx$YIntMaska__result<¦ADC_ClearStatusFlag$ADCx$YIntMask<Ì¹ADC_IntMask$ADCx$YIntMask$ëNewState;ÌADC_IsIntOccured$ADCx$YIntMaska__result<¿ßADC_ClearIntFlag$ADCx$YIntMask;íëADC_IsBusy$ADCxa__result;¢÷ADC_IsDataOverrun$ADCxa__result;ÕADC_IsDataValid$ADCxa__result<õADC_PowerDown$ADCx<ADC_PowerOn$ADCx<¿¡ADC_SequentialModeDisable$ADCx<ó¬ADC_Trigger2Select$ADCx$ëNewState<¶ADC_DisableCompare0$ADCx<¿ÀADC_DisableCompare1$ADCx<âÊADC_StartConvert$ADCx<    ÓADC_StopConvert$ADCx<©    ÞADC_TestModeEnable$ADCx<Ï    èADC_TestModeDisable$ADCx<
óADC_DmaModeEnable$ADCx$ëNewState<¶
ÿADC_SetClockDivider$ADCx$YDivider<Þ
ADC_Open$ADCx$YChMask<ADC_SelInputRange$ADCx$YEnableHigh<Á¢ADC_TriggerDelay$ADCx$YData<û¸ADC_SetExtraSampleTime$ADCx$YSampleTime;´ÃADC_IsOneChConvertEnd$ADCxa__result<ãÏADC_ClearByHw$ADCx$ëNewState< ÛADC_LeftShiftEn$ADCx$ëNewState<È çADC_SubtractBiasEn$ADCx$ëNewState<ù óADC_SetBiasData$ADCx$YBiasData<¬ADC_SetFifoTrigLevel$ADCx$:Level<àADC_SeqModeOneChEn$ADCx$ëNewState*ò@chip_info:#ft_version:#adc_vdd_bÿ#adc_vdd_kI#adc_vbg_kI#adc_vbg_b #adc_temp_voltI#
current_temp_value #!adc_vbg_1v20_trim:#!rsvd_0x30:#Ét
adc_vbg_kb>#adc_vbat_kI#,adc_vbat_b #.adc_vbat_dtemp_k #0adc_vbat_dtemp_b #2adc_temp_k#4adc_ctrl2Y#8adc_extsmptY#<4ô.m_adc_opt>global_calc_vbat_mv __PAN_FMC_H__ M32(adr) (*((vu32 *) (adr)))CMD_ERASE_PAGE (0X81)CMD_ERASE_SECTOR (0X20) CMD_ERASE_32K (0X52)!CMD_ERASE_64K (0Xd8)"CMD_ERASE_CHIP (0xc7)(CMD_READ_STATUS_L (0x05))CMD_READ_STATUS_H (0x35)*CMD_WRITE_STATUS (0x01)0OPS_WR_STU_REG_NOR (0x00)1OPS_WR_STU_REG_ALL (0x01)7CMD_FAST_READ (0x0b)8CMD_NORM_READ (0x03)9CMD_DREAD (0x3B):CMD_2READ (0xBB);CMD_QREAD (0x6B)<CMD_4READ (0xEB)BCMD_BURST_READ (0x77)CBURST_READ_MODE_8 (0x00)DBURST_READ_MODE_16 (0x01)EBURST_READ_MODE_32 (0x02)FBURST_READ_MODE_64 (0x03)JCMD_TRIG (0x01)KCMD_WRITE_ENABLE (0x06)LCMD_WRITE_DISABLE (0x04)QFLASH_X1_MODE 0RFLASH_X2_MODE 1SFLASH_X4_MODE 2VQUAD_ENABLE_Pos (9)WQUAD_ENABLE_Msk (0x1ul << QUAD_ENABLE_Pos)XWrite_Enable_Latch_Pos (1)YWrite_Enable_Latch_Msk (0x1ul << Write_Enable_Latch_Pos)ZWrite_In_Process_Pos (0)[Write_In_Process_Msk (0x1ul << Write_In_Process_Pos)\Long_Time_Op_Pos (17)^PAGE_SIZE (256)_SECTOR_SIZE (4096)pg ..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\peripheral\inc\pan_fmc.h$
..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\peripheral\inc\pan_fmc.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\pan1070-ndk-v0.7.0\01_SDK\nimble\samples\bluetooth\ble_central\keil_107x*Ãmemory_type_id:#memory_density_id:#SÞÒ:dG)¥_flash_idsmanufacturer_id:#C#:uid#PFLASH_IDS_T^tqflash_ids¥<óFMC_EnterDeepPowerDownMode$ófmc"<¤FMC_ExitDeepPowerDownMode$ófmc(¸flash_ids__PAN_DMAC_H__ DMAC_CHANNEL_NUMBER 2DMA_INVLID_CHANNEL (~0ul)$DMAC_TransferType_Mem2Mem (0)%DMAC_TransferType_Mem2Per (1)&DMAC_TransferType_Per2Mem (2)'DMAC_TransferType_Per2Per (3)+DMAC_FlowControl_DMA (0),DMAC_FlowControl_Peripheral (1)2DMAC_BurstLen_1 (0)3DMAC_BurstLen_4 (1)4DMAC_BurstLen_8 (2)5DMAC_BurstLen_16 (3)6DMAC_BurstLen_32 (4)7DMAC_BurstLen_64 (5)8DMAC_BurstLen_128 (6)9DMAC_BurstLen_256 (7)@DMAC_AddrChange_Increment (0)ADMAC_AddrChange_Decrement (1)BDMAC_AddrChange_NoChange (2)IDMAC_DataWidth_8 (0)JDMAC_DataWidth_16 (1)KDMAC_DataWidth_32 (2)LDMAC_DataWidth_64 (3)MDMAC_DataWidth_128 (4)NDMAC_DataWidth_256 (5)UDMAC_Peripheral_I2C0_Tx 0VDMAC_Peripheral_I2C0_Rx 1WDMAC_Peripheral_SPI0_Tx 2XDMAC_Peripheral_SPI0_Rx 3YDMAC_Peripheral_UART0_Tx 4ZDMAC_Peripheral_UART0_Rx 5]DMAC_Peripheral_SPI1_Tx 8^DMAC_Peripheral_SPI1_Rx 9_DMAC_Peripheral_UART1_Tx 10`DMAC_Peripheral_UART1_Rx 11aDMAC_Peripheral_ADC 12bDMAC_Peripheral_USB_Rx 15cDMAC_Peripheral_USB_Tx 14hDMAC_HandshakePolarity_Low (1)iDMAC_HandshakePolarity_High (0)pDMAC_Handshake_Default (1)qDMAC_Handshake_Software (1)rDMAC_Handshake_Hardware (0)uDMAC_LockLevel_Tfr_Complete (0)vDMAC_LockLevel_Block_Complete (1)wDMAC_LockLevel_Transaction_Complete (2)|DMAC_ChannelPriority_0 (0)}DMAC_ChannelPriority_1 (1)~DMAC_ChannelPriority_2 (2)DMAC_ChannelPriority_3 (3)DMAC_ChannelPriority_4 (4)DMAC_ChannelPriority_5 (5)DMAC_ChannelPriority_6 (6)DMAC_ChannelPriority_7 (7)DMAC_CHANNELALL_MASK (~((~0ul)<<DMAC_CHANNEL_NUMBER))DMAC_FLAG_INDEX_TFR (0<<1)DMAC_FLAG_INDEX_BLK (1<<1)DMAC_FLAG_INDEX_SRCTFR (2<<1)DMAC_FLAG_INDEX_DSTTFR (3<<1)DMAC_FLAG_INDEX_ERR (4<<1)DMAC_FLAG_MASK_TFR (1ul<<(DMAC_FLAG_INDEX_TFR >>1))DMAC_FLAG_MASK_BLK (1ul<<(DMAC_FLAG_INDEX_BLK >>1))DMAC_FLAG_MASK_SRCTFR (1ul<<(DMAC_FLAG_INDEX_SRCTFR>>1))DMAC_FLAG_MASK_DSTTFR (1ul<<(DMAC_FLAG_INDEX_DSTTFR>>1))DMAC_FLAG_MASK_ERR (1ul<<(DMAC_FLAG_INDEX_ERR >>1))DMAC_FLAG_MASK_ALL (0x1Ful)DMAC_ChannelMask(idx) (1ul<<(idx))th ..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\peripheral\inc\pan_dmac.h
..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\peripheral\inc\pan_dmac.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\pan1070-ndk-v0.7.0\01_SDK\nimble\samples\bluetooth\ble_central\keil_107x)é__DMAC_ChannelConfigTypeDefCTL_LY#CTL_HY#CFG_LY#CFG_HY#P__DMAC_ChannelConfigTypeDef¯)½
DMAC_ChannelConfigTypeDef!IntEnableY#!DataWidthDstY#!DataWidthSrcY#!AddrChangeDstY#!AddrChangeSrcY#!BurstLenDstY#!BurstLenSrcY#!GatherEnSrcY#!ScatterEnDstY# !__Rev0Y#!TransferTypeY#
!FlowControlY#    !__Rev1Y#    !BlockSizeY#!DoneY#!__Rev3Y#!__Rev4Y#!ChannelPriorityY#!ChannelSuspendY#!FifoEmptyY#!HandshakeDstY#!HandshakeSrcY#!LockBusY#!LockChannelY#!LockBusLevelY#!LockChannelLevelY#!HandshakePolarityDstY# !HandshakePolaritySrcY#!__Rev6Y#
!AutoReloadSrcY#!AutoReloadDstY#!FlowControlModeY#!FifoModeY#!ProtectControlY#!__Rev7Y#!PeripheralSrcY#!PeripheralDstY#!__Rev8Y#PDMAC_ChannelConfigTypeDef;¥DMAC_IsChannelValidY$¥dma$YChIdxa__resultY"Y;õDMAC_CombinedIntStatusY$¥dma$YFlgMska__resultY;Ä¾DMAC_StatusFlagY$¥dma$YChIdx$YFlgIdxa__resultY; ÊDMAC_IntFlagY$¥dma$YChIdx$YFlgIdxa__resultY;ß ÏDMAC_IntFlagMskY$¥dma$YChIdx$YFlgIdxa__resultY<ÛDMAC_ClrIntFlag$¥dma$YChIdx$YFlgIdx __PAN_GPIO_H__ GPIO_PIN_MAX 8xGPIO_PIN_ADDR(port,pin) (*((volatile uint32_t *)((GPIOBIT0_BASE+(0x20*(port))) + ((pin)<<2))))yP00 GPIO_PIN_ADDR(0, 0)zP01 GPIO_PIN_ADDR(0, 1){P02 GPIO_PIN_ADDR(0, 2)|P03 GPIO_PIN_ADDR(0, 3)}P04 GPIO_PIN_ADDR(0, 4)~P05 GPIO_PIN_ADDR(0, 5)P06 GPIO_PIN_ADDR(0, 6)P07 GPIO_PIN_ADDR(0, 7)P10 GPIO_PIN_ADDR(1, 0)P11 GPIO_PIN_ADDR(1, 1)P12 GPIO_PIN_ADDR(1, 2)P13 GPIO_PIN_ADDR(1, 3)P14 GPIO_PIN_ADDR(1, 4)P15 GPIO_PIN_ADDR(1, 5)P16 GPIO_PIN_ADDR(1, 6)P17 GPIO_PIN_ADDR(1, 7)P20 GPIO_PIN_ADDR(2, 0)P21 GPIO_PIN_ADDR(2, 1)P22 GPIO_PIN_ADDR(2, 2)P23 GPIO_PIN_ADDR(2, 3)P24 GPIO_PIN_ADDR(2, 4)P25 GPIO_PIN_ADDR(2, 5)P26 GPIO_PIN_ADDR(2, 6)P27 GPIO_PIN_ADDR(2, 7)P30 GPIO_PIN_ADDR(3, 0)P31 GPIO_PIN_ADDR(3, 1)óGPIO_EnableEINT0 GPIO_EnableIntGPIO_DisableEINT0 GPIO_DisableIntGPIO_EnableEINT1 GPIO_EnableIntGPIO_DisableEINT1 GPIO_DisableInt¤ ..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\peripheral\inc\C:\Keil_v5\ARM\ARMCC\Bin\..\include\pan_gpio.hstdint.h¨
..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\peripheral\inc\pan_gpio.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\pan1070-ndk-v0.7.0\01_SDK\nimble\samples\bluetooth\ble_central\keil_107x_Bool;ÙëGPIO_GetIntFlag$?gpio$Yu32PinMaska__result<GPIO_SetDebounceTime$clksrc$öclksel;ÃGPIO_GetInDataY$?gpioa__resultY<ðGPIO_SetOutData$?gpio$Ydata;§GPIO_GetOutDataY$?gpioa__resultY<Ö¼GPIO_Toggle$?gpio$Yu32PinMask<ÑGPIO_EnableInt$?gpio$Yu32Pin$»IntAttribs<ÂáGPIO_DisableInt$?gpio$Yu32Pin§_GPIO_ModeDefGPIO_MODE_INPUTGPIO_MODE_OUTPUTGPIO_MODE_OPEN_DRAINGPIO_MODE_QUASIPGPIO_ModeDefÂ)»_GPIO_IntAttrDefGPIO_INT_RISINGGPIO_INT_FALLINGGPIO_INT_BOTH_EDGEGPIO_INT_HIGHGPIO_INT_LOWPGPIO_IntAttrDef;7_GPIO_ClkSrcDefGPIO_DBCTL_DBCLKSRC_RCLGPIO_DBCTL_DBCLKSRC_HCLKPGPIO_ClkSrcDefÒCö_GPIO_ClkSelDefGPIO_DBCTL_DBCLKSEL_1GPIO_DBCTL_DBCLKSEL_2GPIO_DBCTL_DBCLKSEL_4GPIO_DBCTL_DBCLKSEL_8GPIO_DBCTL_DBCLKSEL_16GPIO_DBCTL_DBCLKSEL_32GPIO_DBCTL_DBCLKSEL_64GPIO_DBCTL_DBCLKSEL_128GPIO_DBCTL_DBCLKSEL_256GPIO_DBCTL_DBCLKSEL_512    GPIO_DBCTL_DBCLKSEL_1024
GPIO_DBCTL_DBCLKSEL_2048GPIO_DBCTL_DBCLKSEL_4096GPIO_DBCTL_DBCLKSEL_8192 GPIO_DBCTL_DBCLKSEL_16384GPIO_DBCTL_DBCLKSEL_32768PGPIO_ClkSelDef4]<¿¢GPIO_ClrIntFlag$?gpio$Yu32PinMask"¤<ê»GPIO_ClrAllIntFlag$?gpio<¢ ÔGPIO_DisableDebounce$?gpio$Yu32PinMask<Ù ãGPIO_EnableDebounce$?gpio$Yu32PinMask<òGPIO_DisableDigitalPath$?gpio$Yu32PinMask<ÎGPIO_EnableDigitalPath$?gpio$Yu32PinMask<GPIO_DisablePullupPath$?gpio$Yu32PinMask<ÁGPIO_EnablePullupPath$?gpio$Yu32PinMask<ý®GPIO_DisablePulldownPath$?gpio$Yu32PinMask<¸½GPIO_EnablePulldownPath$?gpio$Yu32PinMask<ðÌGPIO_DisableDoutMask$?gpio$Yu32PinMask<§ÛGPIO_EnableDoutMask$?gpio$Yu32PinMask¡¢£ __PAN_SPI_H__ jSPI_BAUD_RATE_DIV(x) ((x)?(x):(256))pg ..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\peripheral\inc\pan_spi.hì 
..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\peripheral\inc\pan_spi.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\pan1070-ndk-v0.7.0\01_SDK\nimble\samples\bluetooth\ble_central\keil_107x_Bool;ÕäSPI_IsSpiEnabled$¹ SPIxa__result\tmpregY<õSPI_EnableDmaTx$¹ SPIx\tmpregY<´SPI_DisableDmaTx$¹ SPIx\tmpregY;÷SPI_IsDmaTxEnabled$¹ SPIxa__result\tmpregY<¦¤SPI_EnableDmaRx$¹ SPIx\tmpregY<Ö³SPI_DisableDmaRx$¹ SPIx\tmpregY;ÂSPI_IsDmaRxEnabled$¹ SPIxa__result\tmpregY<ÃÓSPI_SendData$¹ SPIx$YData;úÞSPI_ReceiveDataY$¹ SPIxa__resultY<¯ïSPI_EnableIrq$¹ SPIx$Ðirq\tmpregY<åSPI_DisableIrq$¹ SPIx$Ðirq\tmpregY;®SPI_IsIrqEnabled$¹ SPIx$Ðirqa__result\tmpregY;ô¯SPI_GetMskedActiveIrqÐ$¹ SPIxa__resultÐ\tmpregY;¼ÅSPI_IsIrqActive$¹ SPIx$Ðirqa__result\tmpregY;    ÜSPI_IsRawIrqActive$¹ SPIx$Ðirqa__result\tmpregY<»    ðSPI_ClearIrq$¹ SPIx$Ðirq\tmpregY;ÿ    SPI_GetRawActiveIrqÐ$¹ SPIxa__resultÐ\tmpregY;Á
SPI_IsTxFifoEmpty$¹ SPIxa__result\tmpregY;£SPI_IsTxFifoFull$¹ SPIxa__result\tmpregY;Ä´SPI_IsRxFifoEmpty$¹ SPIxa__result\tmpregY;ÆSPI_IsRxFifoFull$¹ SPIxa__result\tmpregY;ÀØSPI_IsBusy$¹ SPIxa__result\tmpregY<íéSPI_TxLsbEnable$¹ SPIx$enable< ôSPI_RxLsbEnable$¹ SPIx$enable<Ã SPI_SetWireNum$¹ SPIx$Bnum<ú SPI_DataCmdLineEnable$¹ SPIx$ëNewState<¬SPI_DataCmdSelCmdDat$¹ SPIx$cmdDat<×SPI_WriteReadCtrl$¹ SPIx$ßwrÐSPI_IrqSPI_IRQ_TX_HALF_EMPTYSPI_IRQ_RX_HALF_FULLSPI_IRQ_RX_TIMEOUTSPI_IRQ_RX_OVERRUNSPI_IRQ_ALLPSPI_IrqDefW$SPI_RoleSPI_RoleMasterSPI_RoleSlavePSPI_RoleDefâ.ÈSPI_DataFrameSizeSPI_DataFrame_4bSPI_DataFrame_5bSPI_DataFrame_6bSPI_DataFrame_7bSPI_DataFrame_8bSPI_DataFrame_9bSPI_DataFrame_10b    SPI_DataFrame_11b
SPI_DataFrame_12bSPI_DataFrame_13bSPI_DataFrame_14b SPI_DataFrame_15bSPI_DataFrame_16bPSPI_DataFrameSizeDef&PÅSPI_BaudRateDivSPI_BaudRateDiv_2SPI_BaudRateDiv_4SPI_BaudRateDiv_6SPI_BaudRateDiv_8SPI_BaudRateDiv_16SPI_BaudRateDiv_32 SPI_BaudRateDiv_480SPI_BaudRateDiv_64@SPI_BaudRateDiv_96`SPI_BaudRateDiv_128SPI_BaudRateDiv_160 SPI_BaudRateDiv_192ÀSPI_BaudRateDiv_224àSPI_BaudRateDiv_240ðSPI_BaudRateDiv_250úPSPI_BaudRateDivDefd    g¢SPI_ClockPolSPI_ClockPolarityLowSPI_ClockPolarityHighPSPI_ClockPolDefß
uSPI_ClockPhaseSPI_ClockPhaseFirstEdgeSPI_ClockPhaseSecondEdgePSPI_ClockPhaseDef9ïSPI_FrameFormatSPI_FormatMotorolaSPI_FormatTiSPI_FormatMicrowirePSPI_FrameFormatDefÂSPI_WireNumSPI_WireNumThreeSPI_WireNumFourPSPI_WireNumDef
SPI_CmdDatSPI_CommandSelectSPI_DataSelectPSPI_CmdDatDefYßSPI_WriteReadSelSPI_3WireReadSPI_3WireWritePSPI_WriteReadSelDef¦§*ôSPI_role#SPI_dataFrameSizeH    #SPI_CPOL"#SPI_CPHA#SPI_baudRateDivI#SPI_formatï#PSPI_InitTypeDefû½<¹ÆSPI_EnableSpi$¹ SPIx\tmpregY"<íÕSPI_DisableSpi$¹ SPIx\tmpregY¥¦§ __PAN_UART_H__ th ..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\peripheral\inc\pan_uart.hä
..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\peripheral\inc\pan_uart.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\pan1070-ndk-v0.7.0\01_SDK\nimble\samples\bluetooth\ble_central\keil_107x_Bool;ÌUART_IsFifoEnabled$ýUARTxa__result<øUART_ResetRxFifo$ýUARTx\valxtY<¢²UART_ResetTxFifo$ýUARTx<ÑÂUART_SetTxTrigger$ýUARTx$÷level<ÓUART_SetRxTrigger$ýUARTx$level;¼âUART_GetTxFifoLevel:$ýUARTxa__result:;øíUART_GetRxFifoLevel:$ýUARTxa__result:<øUART_EnableAfc$ýUARTx<½UART_DisableAfc$ýUARTx;óUART_IsAfcEnabled$ýUARTxa__result<UART_SendData$ýUARTx$:Data;Ø¥UART_ReceiveData:$ýUARTxa__result:<ü°UART_EnablePtime$ýUARTx<¡»UART_DisablePtime$ýUARTx;ÙÆUART_IsPtimeEnabled$ýUARTxa__result<ÒUART_EnableIrq$ýUARTx$irq<®ÞUART_DisableIrq$ýUARTx$irq;ìêUART_IsIrqEnabled$ýUARTx$irqa__result;¦    õUART_GetIrqMasked:$ýUARTxa__result:;Þ    UART_GetActiveEventª$ýUARTxa__resultª;
UART_IsTxFifoEmpty$ýUARTxa__result;Ë
UART_IsTxFifoFull$ýUARTxa__result;¡UART_IsRxFifoEmpty$ýUARTxa__result;¸¬UART_IsRxFifoFull$ýUARTxa__result<Ý·UART_EnableHaltTX$ýUARTx<ÂUART_DisableHaltTX$ýUARTx<¥ÍUART_EnableRts$ýUARTx<ÈØUART_DisableRts$ýUARTx<ïãUART_Enable9BitData$ýUARTx< îUART_Disable9BitData$ýUARTx<Ã ùUART_EnableAddrMatchMode$ýUARTx<ð UART_DisableAddrMatchMode$ýUARTx<UART_SendAddr$ýUARTx<ÆUART_SetReceiveAddress$ýUARTx$Yaddr<ü¨UART_SetTransmitAddress$ýUARTx$Yaddr÷UART_TxTriggerUART_TX_FIFO_EMPTYUART_TX_FIFO_TWO_CHARSUART_TX_FIFO_QUARTER_FULLUART_TX_FIFO_HALF_FULLPUART_TxTriggerDef|$UART_RxTriggerUART_RX_FIFO_ONE_CHARUART_RX_FIFO_QUARTER_FULLUART_RX_FIFO_HALF_FULLUART_RX_FIFO_TWO_LESS_THAN_FULLPUART_RxTriggerDef0õUART_LineCtrlUart_Line_5n1Uart_Line_5n1_5Uart_Line_5e1Uart_Line_5e1_5Uart_Line_5o1Uart_Line_5o1_5Uart_Line_5s18Uart_Line_5s1_5<Uart_Line_5m1(Uart_Line_5m1_5,Uart_Line_6n1Uart_Line_6n2Uart_Line_6e1Uart_Line_6e2Uart_Line_6o1    Uart_Line_6o2 Uart_Line_6s19Uart_Line_6s2=Uart_Line_6m1)Uart_Line_6m2-Uart_Line_7n1Uart_Line_7n2Uart_Line_7e1Uart_Line_7e2Uart_Line_7o1
Uart_Line_7o2Uart_Line_7s1:Uart_Line_7s2>Uart_Line_7m1*Uart_Line_7m2.Uart_Line_8n1Uart_Line_8n2Uart_Line_8e1Uart_Line_8e2Uart_Line_8o1Uart_Line_8o2Uart_Line_8s1;Uart_Line_8s2?Uart_Line_8m1+Uart_Line_8m2/PUART_LineCtrlDef°bUART_IrqUART_IRQ_RECV_DATA_AVLUART_IRQ_THR_EMPTYUART_IRQ_LINE_STATUSUART_IRQ_MODEM_STATUSUART_IRQ_ALLPUART_IrqDefsªUART_EventUART_EVENT_MODEMUART_EVENT_NONEUART_EVENT_THR_EMPTYUART_EVENT_DATAUART_EVENT_LINEUART_EVENT_TIMEOUTPUART_EventDef©UART_LineStatusUART_LINE_DATA_RDYUART_LINE_OVERRUN_ERRUART_LINE_PARITY_ERRUART_LINE_FRAME_ERRUART_LINE_BREAK_INTUART_LINE_THRE UART_LINE_TXSR_EMPTY@UART_LINE_RECV_FIFO_EMPTYUART_LINE_ADDR_RCVDPUART_LineStatusDefÀ§íUART_ModemStatusUART_MODEM_DCTSUART_MODEM_DDSRUART_MODEM_TERIUART_MODEM_DDCDUART_MODEM_CTSUART_MODEM_DSR UART_MODEM_RI@UART_MODEM_DCDPUART_ModemStatusDefÄ ·*ºUART_BaudRateY#UART_LineCtrlu#PUART_InitTypeDefÅ<ýÐUART_EnableStickParity$ýUARTx"q <®ÛUART_DisableStickParity$ýUARTx;åæ$UART_GetLineStatus© $ýUARTxa__result© ;ë%UART_GetModemStatusm$ýUARTxa__resultm<À÷UART_EnableFifo$ýUARTx<äUART_DisableFifo$ýUARTx©ª«__PAN_I2C_H__ =I2C_DYNAMIC_TAR_UPDATE 0DI2C_MODE_MASTER ((uint16_t)0x0021)EI2C_MODE_SLAVE ((uint16_t)0x0000)LIS_I2C_MODE(MODE) (((MODE) == I2C_MODE_MASTER) || ((MODE) == I2C_MODE_SLAVE))TI2C_SPEED_STANDARD_MODE (uint16_t)(0x0002)UI2C_SPEED_FAST_MODE (uint16_t)(0x0004)VI2C_SPEED_HIGH_MODE (uint16_t)(0x0006)^I2C_DutyCycle_16_9 ((uint16_t)0x4000)_I2C_DutyCycle_2 ((uint16_t)0xBFFF)`I2C_DutyCycle_1_1 ((uint16_t)0x0800)aI2C_DutyCycle_1_2 ((uint16_t)0x0400)fIS_I2C_DUTY_CYCLE(CYCLE) (((CYCLE) == I2C_DutyCycle_16_9) || ((CYCLE) == I2C_DutyCycle_2))mI2C_Direction_Transmitter ((uint16_t)0x0000)nI2C_Direction_Receiver ((uint16_t)0x0100)oIS_I2C_DIRECTION(DIRECTION) (((DIRECTION) == I2C_Direction_Transmitter) || ((DIRECTION) == I2C_Direction_Receiver))vI2C_AcknowledgedAddress_7bit ((uint16_t)0x4000)wI2C_AcknowledgedAddress_10bit ((uint16_t)0xC000)xIS_I2C_ACKNOWLEDGE_ADDRESS(ADDRESS) (((ADDRESS) == I2C_AcknowledgedAddress_7bit) || ((ADDRESS) == I2C_AcknowledgedAddress_10bit))I2C_CMD_WR ((uint8_t)0x00)I2C_CMD_RD ((uint8_t)0x01)I2C_CMD_STOP ((uint8_t)0x02)I2C_CMD_RESTART ((uint8_t)0x04)I2C_RX_TL_0 ((uint8_t)0x00)I2C_RX_TL_1 ((uint8_t)0x01)I2C_RX_TL_2 ((uint8_t)0x02)I2C_RX_TL_3 ((uint8_t)0x03)I2C_RX_TL_4 ((uint8_t)0x04)I2C_RX_TL_5 ((uint8_t)0x05)I2C_RX_TL_6 ((uint8_t)0x06)I2C_RX_TL_7 ((uint8_t)0x07)I2C_RX_TL_8 ((uint8_t)0x08)I2C_TX_TL_0 ((uint8_t)0x00)I2C_TX_TL_1 ((uint8_t)0x01)I2C_TX_TL_2 ((uint8_t)0x02)I2C_TX_TL_3 ((uint8_t)0x03)I2C_TX_TL_4 ((uint8_t)0x04)I2C_TX_TL_5 ((uint8_t)0x05)I2C_TX_TL_6 ((uint8_t)0x06)I2C_TX_TL_7 ((uint8_t)0x07)I2C_TX_TL_8 ((uint8_t)0x08)¥I2C_IT_RX_UNDER ((uint16_t)0x0001)¦I2C_IT_RX_OVER ((uint16_t)0x0002)§I2C_IT_RX_FULL ((uint16_t)0x0004)¨I2C_IT_TX_OVER ((uint16_t)0x0008)©I2C_IT_TX_EMPTY ((uint16_t)0x0010)ªI2C_IT_RD_REQ ((uint16_t)0x0020)«I2C_IT_TX_ABORT ((uint16_t)0x0040)¬I2C_IT_RX_DONE ((uint16_t)0x0080)I2C_IT_ACTIVITY ((uint16_t)0x0100)®I2C_IT_STOP_DET ((uint16_t)0x0200)¯I2C_IT_START_DET ((uint16_t)0x0400)°I2C_IT_GEN_CALL ((uint16_t)0x0800)±I2C_IT_MST_ON_HOLD ((uint16_t)0x2000)²I2C_IT_ALL ((uint16_t)0x2FFF)´IS_I2C_CLEAR_IT(IT) ((((IT) & (uint16_t)0x0FFF) == 0x00) && ((IT) != (uint16_t)0x00))¶IS_I2C_GET_IT(IT) (((IT) == I2C_IT_RX_UNDER) || ((IT) == I2C_IT_RX_OVER) || ((IT) == I2C_IT_RX_FULL) || ((IT) == I2C_IT_TX_OVER) || ((IT) == I2C_IT_TX_EMPTY) || ((IT) == I2C_IT_RD_REQ) || ((IT) == I2C_IT_TX_ABORT) || ((IT) == I2C_IT_RX_DONE) || ((IT) == I2C_IT_ACTIVITY) || ((IT) == I2C_IT_STOP_DET) || ((IT) == I2C_IT_START_DET)|| ((IT) == I2C_IT_GEN_CALL))ÁI2C_FLAG_SLV_ACTIVITY ((uint32_t)0x00000040)ÂI2C_FLAG_MST_ACTIVITY ((uint32_t)0x00000020)ÃI2C_FLAG_RFF ((uint32_t)0x00000010)ÄI2C_FLAG_RFNE ((uint32_t)0x00000008)ÅI2C_FLAG_TFE ((uint32_t)0x00000004)ÆI2C_FLAG_TFNF ((uint32_t)0x00000002)ÇI2C_FLAG_ACTIVITY ((uint32_t)0x00000001)ÈIS_I2C_CLEAR_FLAG(FLAG) ((((FLAG) & (uint16_t)0x007F) == 0x00) && ((FLAG) != (uint16_t)0x00))ÉIS_I2C_GET_FLAG(FLAG) (((FLAG) == I2C_FLAG_ACTIVITY) || ((FLAG) == I2C_FLAG_TFNF) || ((FLAG) == I2C_FLAG_TFE) || ((FLAG) == I2C_FLAG_RFNE) || ((FLAG) == I2C_FLAG_RFF) || ((FLAG) == I2C_FLAG_MST_ACTIVITY) || ((FLAG) == I2C_FLAG_SLV_ACTIVITY))ÓFLAG_MASK ((uint32_t)0x007F0FFF)ÔITEN_MASK ((uint16_t)0x2FFF)ÕIT_FLAG_MASK ((uint16_t)0x2FFF)pg ..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\peripheral\inc\pan_i2c.h
..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\peripheral\inc\pan_i2c.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\pan1070-ndk-v0.7.0\01_SDK\nimble\samples\bluetooth\ble_central\keil_107x_Bool;ÖÇI2C_AbortSrcCheck$DI2Cx$YIC_MSKa__result<ÓI2C_SetSlaveAddr$DI2Cx$Yaddr*I2C_ClockSpeedY#I2C_ModeI#I2C_DutyCycleI#I2C_OwnAddress1I#I2C_AcknowledgedAddressI#
PI2C_InitTypeDef8<ÄáI2C_SetMode$DI2Cx$IMode"`<òI2C_SetTxTirggerLevel$DI2Cx$:ThresholdValue<ÄI2C_SetRxTirggerLevel$DI2Cx$:ThresholdValue<íI2C_Cmd$DI2Cx$ëNewState<¡I2C_GeneralCallCmd$DI2Cx$ëNewState<Ø¦I2C_SendDataCmd$DI2Cx$:Data$:Cmd<°I2C_SendCmd$DI2Cx$:Cmd;·¹I2C_ReceiveData:$DI2Cxa__result:<ÛÂI2C_AbortTransfer$DI2Cx<ÍI2C_DMACmd$DI2Cx$ëNewState<¾×I2C_DMATransferDataLevel$DI2Cx$:Level<ôáI2C_DMAReceiveDataLevel$DI2Cx$:Level;¸    ùI2C_GetITStatusÁ$DI2Cx$II2C_ITa__resultÁ;ÿ    I2C_GetRawITStatusÁ$DI2Cx$II2C_ITa__resultÁ<º
ªI2C_ITConfig$DI2Cx$II2C_IT$ëNewState<Ý
´I2C_DisableAllIT$DI2Cx<½I2C_ClearAllITPendingBit$DI2Cx®¯__PAN_TIMER_H__ aFIXED_DEVIATION (12)ti ..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\peripheral\inc\pan_timer.h
..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\peripheral\inc\pan_timer.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\pan1070-ndk-v0.7.0\01_SDK\nimble\samples\bluetooth\ble_central\keil_107x_Bool;ÉÄTIMER_IsActive $
timera__result <èÏTIMER_Start$
timer<ÙTIMER_Stop$
timer<¥ãTIMER_Reset$
timer<ËîTIMER_EnableWakeup$
timer<òøTIMER_DisableWakeup$
timer<¡TIMER_EnableCaptureDebounce$
timer<ÑTIMER_DisableCaptureDebounce$
timer<TIMER_EnableEventCounterDebounce$
timer<º¢TIMER_DisableEventCounterDebounce$
timer<Ý¬TIMER_EnableInt$
timer<¶TIMER_DisableInt$
timer<«ÀTIMER_EnableCaptureInt$
timer<ÖÊTIMER_DisableCaptureInt$
timer;ÖTIMER_GetIntFlagY$
timera__resultY<µàTIMER_ClearIntFlag$
timer;íìTIMER_GetTFFlagY$
timera__resultY<£ûTIMER_ClearTFFlag$
timer$Ytimer_flag;ßTIMER_GetWakeupFlagY$
timera__resultY<    TIMER_ClearWakeupFlag$
timer$Ywake_flag;Ø    ¢TIMER_GetCaptureIntFlagY$
timera__resultY<
¬TIMER_ClearCaptureIntFlag$
timer;Â
¸TIMER_GetCaptureFlagY$
timera__resultY<ì
ÂTIMER_ClearCaptureFlag$
timer<¡ÐTIMER_SetCaptureSource$
timer$*    capSrc;ÞÚTIMER_GetCaptureDataY$
timera__resultY;äTIMER_GetCounterY$
timera__resultY<ÓïTIMER_SetTmrCounterMode$
timer$Yu32CntModeÎ _TIMER_CntModeDefTIMER_ONESHOT_MODETIMER_PERIODIC_MODETIMER_TOGGLE_MODETIMER_CONTINUOUS_MODEPTIMER_CntModeDefS%í_TIMER_CapModeDefTIMER_CAPTURE_FREE_COUNTING_MODETIMER_CAPTURE_TRIGGER_COUNTING_MODETIMER_CAPTURE_COUNTER_RESET_MODEPTIMER_CapModeDefæ0Æ_TIMER_CapEdgeDefTIMER_CAPTURE_FALLING_EDGETIMER_CAPTURE_RISING_EDGETIMER_CAPTURE_BOTH_EDGETIMER_CAPTURE_FALLING_THEN_RISING_EDGETIMER_CAPTURE_RISING_THEN_FALLING_EDGEPTIMER_CapEdgeDef=³_TIMER_EvtCntEdgeDefTIMER_COUNTER_FALLING_EDGETIMER_COUNTER_RISING_EDGEPTIMER_EvtCntEdgeDef^Gª_TIMER_CapSrcDefTIMER_CAPTURE_SOURCE_EXT_PINTIMER_CAPTURE_SOURCE_32K_OUTPUTPTIMER_CapSrcDefÎS«_TIMER0_CmpSelDefTMR0_COMPARATOR_SEL_CMPTMR0_COMPARATOR_SEL_CMP1TMR0_COMPARATOR_SEL_CMP2PTIMER0_CmpSelDefA    ^<tTIMER_EnableCapture$
timer$mcapMode$FcapEdge"<¯TIMER_DisableCapture$
timer<êTIMER_EnableEventCounter$
timer$³evtCntEdge<TIMER_DisableEventCounter$
timer<Ð¨TIMER_SetPrescaleValue$
timer$Yu32Value<·TIMER_SetCountingMode$
timer$ÎcntMode±²³ __PAN_PWM_H__ PWM_CHANNEL_NUM (8) PWM_CH0 0x0!PWM_CH1 0x1"PWM_CH2 0x2#PWM_CH3 0x3$PWM_CH4 0x4%PWM_CH5 0x5&PWM_CH6 0x6'PWM_CH7 0x7pg ..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\peripheral\inc\pan_pwm.h| 
..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\peripheral\inc\pan_pwm.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\pan1070-ndk-v0.7.0\01_SDK\nimble\samples\bluetooth\ble_central\keil_107xÛ_PWM_ClkSrcSelDefPWM_CLK_SRC_APBPWM_CLK_SRC_RCLPWM_CLK_SRC_XTLPPWM_ClkSrcSelDef6ï_PWM_ClkDivDefPWM_CLK_DIV_1PWM_CLK_DIV_2PWM_CLK_DIV_4PWM_CLK_DIV_8PWM_CLK_DIV_16PWM_CLK_DIRECTPPWM_ClkDivDefsCÇ_PWM_AlignedTypeDefPWM_EDGE_ALIGNEDPWM_CENTER_ALIGNEDPPWM_AlignedTypeDefM´_PWM_IntPeriodTypeDefPWM_PERIOD_INT_UNDERFLOWPWM_PERIOD_INT_MATCH_CNRPPWM_IntPeriodTypeDefaWÃ_PWM_OperateTypeDefOPERATION_EDGE_ALIGNEDOPERATION_CENTER_ALIGNEDOPERATION_PRECISE_CENTER_ALIGNEDPPWM_OperateTypeDefÐb¥_PWM_CntModeDefPWM_CNTMODE_ONE_SHOTPWM_CNTMODE_AUTO_RELOADPPWM_CntModeDef]l<ñvPWM_EnableOutput$ñpwm$Yu32ChannelMask"ù    <¯PWM_DisableOutput$ñpwm$Yu32ChannelMask<åPWM_StartChannel$ñpwm$Yu32ChannelNum<    PWM_StopChannel$ñpwm$Yu32ChannelNum<ä    ¥PWM_EnableDeadZone$ñpwm$Yu32ChannelNum$Yu32Duration<
µPWM_DisableDeadZone$ñpwm$Yu32ChannelNum<Ô
ÃPWM_EnableCMPDInt$ñpwm$Yu32ChannelNum<ÎPWM_DisableCMPDInt$ñpwm$Yu32ChannelNum<ÆÙPWM_ClearCMPDIntFlag$ñpwm$Yu32ChannelNum;æPWM_GetCMPDIntFlagY$ñpwm$Yu32ChannelNuma__resultY<ÌñPWM_EnablePeriodInt$ñpwm$Yu32ChannelNum< üPWM_DisablePeriodInt$ñpwm$Yu32ChannelNum<Â PWM_ClearPeriodIntFlag$ñpwm$Yu32ChannelNum;PWM_GetPeriodIntFlagY$ñpwm$Yu32ChannelNuma__resultY<È¡PWM_EnableZeroInt$ñpwm$Yu32ChannelNum<¬PWM_DisableZeroInt$ñpwm$Yu32ChannelNum<º·PWM_ClearZeroIntFlag$ñpwm$Yu32ChannelNum;ÄPWM_GetZeroIntFlagY$ñpwm$Yu32ChannelNuma__resultY<¾ÏPWM_EnableCMPUInt$ñpwm$Yu32ChannelNum<öÚPWM_DisableCMPUInt$ñpwm$Yu32ChannelNum<°åPWM_ClearCMPUIntFlag$ñpwm$Yu32ChannelNum;ýòPWM_GetCMPUIntFlagY$ñpwm$Yu32ChannelNuma__resultY<ÈPWM_EnableCenterInt$ñpwm$Yu32ChannelNum$´IntPeriodType<PWM_DisableCenterInt$ñpwm$Yu32ChannelNum<¾PWM_ClearCenterIntFlag$ñpwm$Yu32ChannelNum;¦PWM_GetCenterIntFlagY$ñpwm$Yu32ChannelNuma__resultY<¸°PWM_EnableIndependentMode$ñpwm<å¹PWM_EnableComplementaryMode$ñpwm<ÃPWM_DisableComplementaryMode$ñpwm<¸ÍPWM_EnableGroupMode$ñpwm<Þ×PWM_DisableGroupMode$ñpwm<áPWM_EnableSyncMode$ñpwm<§ëPWM_DisableSyncMode$ñpwm<ðùPWM_SetPrescaler$ñpwm$Yu32ChannelNum$Yu32Prescaler<¨PWM_ResetPrescaler$ñpwm$Yu32ChannelNum<èPWM_SetDivider$ñpwm$Yu32ChannelNum$ïDivider<¥¥PWM_SetCMR$ñpwm$Yu32ChannelNum$Yu32CMR<â²PWM_SetCNR$ñpwm$Yu32ChannelNum$Yu32CNR<¡¿PWM_SetCMRD$ñpwm$Yu32ChannelNum$Yu32CMRD<êÍPWM_SetAlignedType$ñpwm$Yu32ChannelMask$GAlignedType<×PWM_EnableAsymmetricMode$ñpwm<¿áPWM_DisableAsymmetricMode$ñpwm<ÞëPWM_EnablePCA$ñpwm<þõPWM_DisablePCA$ñpwmµ¶· __PAN_WDT_H__ pg ..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\peripheral\inc\pan_wdt.h
..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\peripheral\inc\pan_wdt.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\pan1070-ndk-v0.7.0\01_SDK\nimble\samples\bluetooth\ble_central\keil_107x_Bool;¾hWDT_GetResetFlaga__result;êtWDT_GetTimeoutFlaga__result;WDT_GetTimeoutIntFlaga__result;ÍWDT_GetTimeoutWakeupFlaga__result<çWDT_ResetCounterå_WDT_TimeoutWDT_TIMEOUT_2POW4WDT_TIMEOUT_2POW6WDT_TIMEOUT_2POW8WDT_TIMEOUT_2POW10WDT_TIMEOUT_2POW12WDT_TIMEOUT_2POW14WDT_TIMEOUT_2POW15WDT_TIMEOUT_2POW16WDT_TIMEOUT_2POW17WDT_TIMEOUT_2POW18    WDT_TIMEOUT_2POW19
WDT_TIMEOUT_2POW20WDT_TIMEOUT_2POW21WDT_TIMEOUT_2POW22 WDT_TIMEOUT_2POW23WDT_TIMEOUT_2POW24PWDT_TimeoutDefç.ö_WDT_ResetDelayWDT_RESET_DELAY_2CLKWDT_RESET_DELAY_17CLKWDT_RESET_DELAY_129CLKWDT_RESET_DELAY_1025CLKPWDT_ResetDelayDef{:<ªAWDT_ClearResetFlag<ÇJWDT_ClearTimeoutFlag<çSWDT_ClearTimeoutIntFlag<    \WDT_ClearTimeoutWakeupFlag¹º» __PAN_WWDT_H__ 3WWDT_RELOAD_WORD (0x00005AA5)th ..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\peripheral\inc\pan_wwdt.hô
..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\peripheral\inc\pan_wwdt.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\pan1070-ndk-v0.7.0\01_SDK\nimble\samples\bluetooth\ble_central\keil_107x_Bool;À^WWDT_GetResetFlaga__result;éjWWDT_GetIntFlaga__result;vWWDT_GetWWDTFFlaga__result;ÂWWDT_GetCounterYa__resultY;õWWDT_GetCompareValueYa__resultY<WWDT_ReloadCounter_WWDT_PrescaleWWDT_PRESCALER_1WWDT_PRESCALER_2WWDT_PRESCALER_4WWDT_PRESCALER_8WWDT_PRESCALER_16WWDT_PRESCALER_32WWDT_PRESCALER_64WWDT_PRESCALER_128WWDT_PRESCALER_192WWDT_PRESCALER_256    WWDT_PRESCALER_384
WWDT_PRESCALER_512WWDT_PRESCALER_768WWDT_PRESCALER_1024 WWDT_PRESCALER_1536WWDT_PRESCALER_2048PWWDT_PrescaleDef0<À<WWDT_ClearResetFlag<ÚGWWDT_ClearIntFlag<öRWWDT_ClearWWDTFFlag½¾¿__PAN_LP_H__ LP_EXT_P56_WK_EN (1)LP_EXT_P56_WK_DISABLE (0)LP_EXT_P56_WK_EDGE_LOW (0) LP_EXT_P56_WK_EDGE_HIGH (1)#LP_SLPTMR_CH0 (0)$LP_SLPTMR_CH1 (1)%LP_SLPTMR_CH2 (2)'LP_MODE_SEL_SLEEP_MODE (0)(LP_MODE_SEL_DEEPSLEEP_MODE (1))LP_MODE_SEL_STANDBY_M1_MODE (2)*LP_MODE_SEL_STANDBY_M0_MODE (3),LP_DEEPSLEEP_MODE1 (1)-LP_DEEPSLEEP_MODE2 (2).LP_DEEPSLEEP_MODE3 (3)0LP_STANDBY_M1_MODE_SEL LP_STANDBY_M1_MODE11LP_STANDBY_M1_MODE1 (1)2LP_STANDBY_M1_MODE2 (2)3LP_STANDBY_M1_MODE3 (3)5LP_STBM1_WAKEUP_SRC_GPIO BIT06LP_STBM1_WAKEUP_SRC_SLPTMR BIT18LP_RETENTION_SRAM_NONE (0)9LP_RETENTION_SRAM_BLOCK0 BIT0:LP_RETENTION_SRAM_BLOCK1 BIT1;LP_RETENTION_SRAM_DECRYPT BIT2<LP_RETENTION_SRAM_PHY_REGS BIT3=LP_RETENTION_SRAM_LL BIT4>LP_RETENTION_SRAM_ALL (BIT0 | BIT1 | BIT2 | BIT3 | BIT4)pf ..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\device\Include\pan_lp.hÐ
..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\device\Include\pan_lp.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\pan1070-ndk-v0.7.0\01_SDK\nimble\samples\bluetooth\ble_central\keil_107x<¶GLP_EnableInt$6ana$ëNewState"k<ëRLP_ClearWakeFlag$6ana$Yu32Mask<]LP_HpldoRdyBypassEn$6ana$ëNewState<ÏhLP_FastClkDelayEn$6ana$ëNewStateÁÂÃ __PAN_EFUSE_H__ EFUSE_CMD_READ (0X0)EFUSE_CMD_PROGRAM (0X1)EFUSE_CMD_INACTIVE (0X2)%EFUSE_STATUS_OK (0x0)&EFUSE_STATUS_FAIL (0x1)ti ..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\device\Include\pan_efuse.h°
..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\device\Include\pan_efuse.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\pan1070-ndk-v0.7.0\01_SDK\nimble\samples\bluetooth\ble_central\keil_107x<ª1EFUSE_Init$*efuse"
<Ï?EFUSE_UnInit$*efuse;LEFUSE_GetErrorStatusY$*efusea__resultY<²WEFUSE_ClrErrorStatus$*efuseÅÆÇ __PANSERIES_H__ J__CM0_REV 0x0000K__MPU_PRESENT 0L__NVIC_PRIO_BITS 2M__Vendor_SysTickConfig 0N__FPU_PRESENT 0PQUZIS_FUNCTIONAL_STATE(STATE) (((STATE) == DISABLE) || ((STATE) == ENABLE))¹TIMER_CTL_PSC_Pos (0)ºTIMER_CTL_PSC_Msk (0xfful << TIMER_CTL_PSC_Pos)¼TIMER_CTL_CAPSRC_Pos (19)½TIMER_CTL_CAPSRC_Msk (0x1ul << TIMER_CTL_CAPSRC_Pos)¿TIMER_CTL_WKEN_Pos (23)ÀTIMER_CTL_WKEN_Msk (0x1ul << TIMER_CTL_WKEN_Pos)ÂTIMER_CTL_EXTCNTEN_Pos (24)ÃTIMER_CTL_EXTCNTEN_Msk (0x1ul << TIMER_CTL_EXTCNTEN_Pos)ÅTIMER_CTL_ACTSTS_Pos (25)ÆTIMER_CTL_ACTSTS_Msk (0x1ul << TIMER_CTL_ACTSTS_Pos)ÈTIMER_CTL_RSTCNT_Pos (26)ÉTIMER_CTL_RSTCNT_Msk (0x1ul << TIMER_CTL_RSTCNT_Pos)ËTIMER_CTL_OPMODE_Pos (27)ÌTIMER_CTL_OPMODE_Msk (0x3ul << TIMER_CTL_OPMODE_Pos)ÎTIMER_CTL_INTEN_Pos (29)ÏTIMER_CTL_INTEN_Msk (0x1ul << TIMER_CTL_INTEN_Pos)ÑTIMER_CTL_CNTEN_Pos (30)ÒTIMER_CTL_CNTEN_Msk (0x1ul << TIMER_CTL_CNTEN_Pos)ÔTIMER_CTL_ICEDEBUG_Pos (31)ÕTIMER_CTL_ICEDEBUG_Msk (0x1ul << TIMER_CTL_ICEDEBUG_Pos)×TIMER_CMP_CMPDAT_Pos (0)ØTIMER_CMP_CMPDAT_Msk (0xFFfffffful << TIMER_CMP_CMPDAT_Pos)ÚTIMER_INTSTS_TIF_Pos (0)ÛTIMER_INTSTS_TIF_Msk (0x1ul << TIMER_INTSTS_TIF_Pos)ÝTIMER_INTSTS_TWKF0_Pos (1)ÞTIMER_INTSTS_TWKF0_Msk (0x1ul << TIMER_INTSTS_TWKF0_Pos)àTIMER_INTSTS_TWKF1_Pos (2)áTIMER_INTSTS_TWKF1_Msk (0x1ul << TIMER_INTSTS_TWKF1_Pos)ãTIMER_INTSTS_TWKF2_Pos (3)äTIMER_INTSTS_TWKF2_Msk (0x1ul << TIMER_INTSTS_TWKF2_Pos)æTIMER_INTSTS_TF0_Pos (4)çTIMER_INTSTS_TF0_Msk (0x1ul << TIMER_INTSTS_TF0_Pos)éTIMER_INTSTS_TF1_Pos (5)êTIMER_INTSTS_TF1_Msk (0x1ul << TIMER_INTSTS_TF1_Pos)ìTIMER_INTSTS_TF2_Pos (6)íTIMER_INTSTS_TF2_Msk (0x1ul << TIMER_INTSTS_TF2_Pos)ïTIMER_CNT_CNT_Pos (0)ðTIMER_CNT_CNT_Msk (0xFFfffffful << TIMER_CNT_CNT_Pos)òTIMER_CAP_CAPDAT_Pos (0)óTIMER_CAP_CAPDAT_Msk (0xFFfffffful << TIMER_CAP_CAPDAT_Pos)õTIMER_EXTCTL_CNTPHASE_Pos (0)öTIMER_EXTCTL_CNTPHASE_Msk (0x1ul << TIMER_EXTCTL_CNTPHASE_Pos)øTIMER_EXTCTL_CAPEDGE_Pos (1)ùTIMER_EXTCTL_CAPEDGE_Msk (0x3ul << TIMER_EXTCTL_CAPEDGE_Pos)ûTIMER_EXTCTL_CAPEN_Pos (3)üTIMER_EXTCTL_CAPEN_Msk (0x1ul << TIMER_EXTCTL_CAPEN_Pos)þTIMER_EXTCTL_CAPFUNCS_Pos (4)ÿTIMER_EXTCTL_CAPFUNCS_Msk (0x1ul << TIMER_EXTCTL_CAPFUNCS_Pos)TIMER_EXTCTL_CAPIEN_Pos (5)TIMER_EXTCTL_CAPIEN_Msk (0x1ul << TIMER_EXTCTL_CAPIEN_Pos)TIMER_EXTCTL_CAPDBEN_Pos (6)TIMER_EXTCTL_CAPDBEN_Msk (0x1ul << TIMER_EXTCTL_CAPDBEN_Pos)TIMER_EXTCTL_CNTDBEN_Pos (7)TIMER_EXTCTL_CNTDBEN_Msk (0x1ul << TIMER_EXTCTL_CNTDBEN_Pos)TIMER_EXTCTL_CAPSEL_Pos (8)TIMER_EXTCTL_CAPSEL_Msk (0x1ul << TIMER_EXTCTL_CAPSEL_Pos)TIMER_EXTCTL_ACMPSSEL_Pos (9)TIMER_EXTCTL_ACMPSSEL_Msk (0x1ul << TIMER_EXTCTL_ACMPSSEL_Pos)TIMER_EINTSTS_CAPIF_Pos (0)TIMER_EINTSTS_CAPIF_Msk (0x1ul << TIMER_EINTSTS_CAPIF_Pos)TIMER_EINTSTS_CAPF_Pos (1)TIMER_EINTSTS_CAPF_Msk (0x1ul << TIMER_EINTSTS_CAPF_Pos)§TRIM_MEASURE_TUNING_EN_Pos (0)¨TRIM_MEASURE_TUNING_EN_Msk (0x1ul << TRIM_MEASURE_TUNING_EN_Pos)©TRIM_COARSE_TUNING_EN_Pos (1)ªTRIM_COARSE_TUNING_EN_Msk (0x1ul << TRIM_COARSE_TUNING_EN_Pos)«TRIM_FINE_TUNING_EN_Pos (2)¬TRIM_FINE_TUNING_EN_Msk (0x1ul << TRIM_FINE_TUNING_EN_Pos)¯TRIM_COARSE_CODE_Pos (0)°TRIM_COARSE_CODE_Msk (0xful << TRIM_COARSE_CODE_Pos)±TRIM_FINE_CODE_Pos (8)²TRIM_FINE_CODE_Msk (0xfful << TRIM_FINE_CODE_Pos)³TRIM_BIT_WIDTH_Pos (16)´TRIM_BIT_WIDTH_Msk (0x7ul << TRIM_BIT_WIDTH_Pos)·TRIM_CLRL_RELATION_Pos (0)¸TRIM_CLRL_RELATION_Msk (0x1ul << TRIM_CLRL_RELATION_Pos)¹TRIM_CLRL_EARLY_TERM_EN_Pos (1)ºTRIM_CLRL_EARLY_TERM_EN_Msk (0x1ul << TRIM_CLRL_EARLY_TERM_EN_Pos)»TRIM_CLRL_FAIL_CLAC_FLAG_Pos (2)¼TRIM_CLRL_FAIL_CLAC_FLAG_Msk (0x1ul << TRIM_CLRL_FAIL_CLAC_FLAG_Pos)½TRIM_CLRL_CODE_STEP_Pos (8)¾TRIM_CLRL_CODE_STEP_Msk (0xfful << TRIM_CLRL_CODE_STEP_Pos)¿TRIM_CLRL_ERR_RANGE_Pos (16)ÀTRIM_CLRL_ERR_RANGE_Msk (0xfffful << TRIM_CLRL_ERR_RANGE_Pos)ÃTRIM_INT_EN_Pos (0)ÄTRIM_INT_EN_Msk (0x1ul << TRIM_INT_EN_Pos)ÅTRIM_INT_MEASURE_STOP_Pos (1)ÆTRIM_INT_MEASURE_STOP_Msk (0x1ul << TRIM_INT_MEASURE_STOP_Pos)ÇTRIM_FLAG_MEASURE_STOP_Pos (2)ÈTRIM_FLAG_MEASURE_STOP_Msk (0x1ul << TRIM_FLAG_MEASURE_STOP_Pos)ÉTRIM_INT_CTUNE_STOP_Pos (3)ÊTRIM_INT_CTUNE_STOP_Msk (0x1ul << TRIM_INT_CTUNE_STOP_Pos)ËTRIM_FLAG_CTUNE_STOP_Pos (4)ÌTRIM_FLAG_CTUNE_STOP_Msk (0x1ul << TRIM_FLAG_CTUNE_STOP_Pos)ÍTRIM_INT_FTUNE_STOP_Pos (5)ÎTRIM_INT_FTUNE_STOP_Msk (0x1ul << TRIM_INT_FTUNE_STOP_Pos)ÏTRIM_FLAG_FTUNE_STOP_Pos (6)ÐTRIM_FLAG_FTUNE_STOP_Msk (0x1ul << TRIM_FLAG_FTUNE_STOP_Pos)ÑTRIM_INT_OVERFLOW_Pos (9)ÒTRIM_INT_OVERFLOW_Msk (0x1ul << TRIM_INT_OVERFLOW_Pos)ÓTRIM_FLAG_OVERFLOW_Pos (10)ÔTRIM_FLAG_OVERFLOW_Msk (0x1ul << TRIM_FLAG_OVERFLOW_Pos)ÚTRIM_CALC_CNT_Pos (0)ÛTRIM_CALC_CNT_Msk (0xFFFFFFul << TRIM_INT_EN_Pos)ÜTRIM_CALC_WATI_CNT_Pos (24)ÝTRIM_CALC_WATI_CNT_Msk (0xFFul << TRIM_CALC_WATI_CNT_Pos)·GP_MODE_MODE0_Pos (0)¸GP_MODE_MODE0_Msk (0x3ul << GP_MODE_MODE0_Pos)ºGP_MODE_MODE1_Pos (2)»GP_MODE_MODE1_Msk (0x3ul << GP_MODE_MODE1_Pos)½GP_MODE_MODE2_Pos (4)¾GP_MODE_MODE2_Msk (0x3ul << GP_MODE_MODE2_Pos)ÀGP_MODE_MODE3_Pos (6)ÁGP_MODE_MODE3_Msk (0x3ul << GP_MODE_MODE3_Pos)ÃGP_MODE_MODE4_Pos (8)ÄGP_MODE_MODE4_Msk (0x3ul << GP_MODE_MODE4_Pos)ÆGP_MODE_MODE5_Pos (10)ÇGP_MODE_MODE5_Msk (0x3ul << GP_MODE_MODE5_Pos)ÉGP_DINOFF_DINOFF0_Pos (16)ÊGP_DINOFF_DINOFF0_Msk (0x1ul << GP_DINOFF_DINOFF0_Pos)ÌGP_DINOFF_DINOFF1_Pos (17)ÍGP_DINOFF_DINOFF1_Msk (0x1ul << GP_DINOFF_DINOFF1_Pos)ÏGP_DINOFF_DINOFF2_Pos (18)ÐGP_DINOFF_DINOFF2_Msk (0x1ul << GP_DINOFF_DINOFF2_Pos)ÒGP_DINOFF_DINOFF3_Pos (19)ÓGP_DINOFF_DINOFF3_Msk (0x1ul << GP_DINOFF_DINOFF3_Pos)ÕGP_DINOFF_DINOFF4_Pos (20)ÖGP_DINOFF_DINOFF4_Msk (0x1ul << GP_DINOFF_DINOFF4_Pos)ØGP_DINOFF_DINOFF5_Pos (21)ÙGP_DINOFF_DINOFF5_Msk (0x1ul << GP_DINOFF_DINOFF5_Pos)ÛGP_DINOFF_DINOFF6_Pos (22)ÜGP_DINOFF_DINOFF6_Msk (0x1ul << GP_DINOFF_DINOFF6_Pos)ÞGP_DINOFF_DINOFF7_Pos (23)ßGP_DINOFF_DINOFF7_Msk (0x1ul << GP_DINOFF_DINOFF7_Pos)áGP_DOUT_DOUT0_Pos (0)âGP_DOUT_DOUT0_Msk (0x1ul << GP_DOUT_DOUT0_Pos)äGP_DOUT_DOUT1_Pos (1)åGP_DOUT_DOUT1_Msk (0x1ul << GP_DOUT_DOUT1_Pos)çGP_DOUT_DOUT2_Pos (2)èGP_DOUT_DOUT2_Msk (0x1ul << GP_DOUT_DOUT2_Pos)êGP_DOUT_DOUT3_Pos (3)ëGP_DOUT_DOUT3_Msk (0x1ul << GP_DOUT_DOUT3_Pos)íGP_DOUT_DOUT4_Pos (4)îGP_DOUT_DOUT4_Msk (0x1ul << GP_DOUT_DOUT4_Pos)ðGP_DOUT_DOUT5_Pos (5)ñGP_DOUT_DOUT5_Msk (0x1ul << GP_DOUT_DOUT5_Pos)óGP_DOUT_DOUT6_Pos (6)ôGP_DOUT_DOUT6_Msk (0x1ul << GP_DOUT_DOUT6_Pos)öGP_DOUT_DOUT7_Pos (7)÷GP_DOUT_DOUT7_Msk (0x1ul << GP_DOUT_DOUT7_Pos)ùGP_DATMSK_DATMSK0_Pos (0)úGP_DATMSK_DATMSK0_Msk (0x1ul << GP_DATMSK_DATMSK0_Pos)üGP_DATMSK_DATMSK1_Pos (1)ýGP_DATMSK_DATMSK1_Msk (0x1ul << GP_DATMSK_DATMSK1_Pos)ÿGP_DATMSK_DATMSK2_Pos (2)GP_DATMSK_DATMSK2_Msk (0x1ul << GP_DATMSK_DATMSK2_Pos)GP_DATMSK_DATMSK3_Pos (3)GP_DATMSK_DATMSK3_Msk (0x1ul << GP_DATMSK_DATMSK3_Pos)GP_DATMSK_DATMSK4_Pos (4)GP_DATMSK_DATMSK4_Msk (0x1ul << GP_DATMSK_DATMSK4_Pos)GP_DATMSK_DATMSK5_Pos (5)GP_DATMSK_DATMSK5_Msk (0x1ul << GP_DATMSK_DATMSK5_Pos)GP_DATMSK_DATMSK6_Pos (6)GP_DATMSK_DATMSK6_Msk (0x1ul << GP_DATMSK_DATMSK6_Pos)GP_DATMSK_DATMSK7_Pos (7)GP_DATMSK_DATMSK7_Msk (0x1ul << GP_DATMSK_DATMSK7_Pos)GP_PIN_PIN0_Pos (0)GP_PIN_PIN0_Msk (0x1ul << GP_PIN_PIN0_Pos)GP_PIN_PIN1_Pos (1)GP_PIN_PIN1_Msk (0x1ul << GP_PIN_PIN1_Pos)GP_PIN_PIN2_Pos (2)GP_PIN_PIN2_Msk (0x1ul << GP_PIN_PIN2_Pos)GP_PIN_PIN3_Pos (3)GP_PIN_PIN3_Msk (0x1ul << GP_PIN_PIN3_Pos)GP_PIN_PIN4_Pos (4)GP_PIN_PIN4_Msk (0x1ul << GP_PIN_PIN4_Pos) GP_PIN_PIN5_Pos (5)¡GP_PIN_PIN5_Msk (0x1ul << GP_PIN_PIN5_Pos)£GP_PIN_PIN6_Pos (6)¤GP_PIN_PIN6_Msk (0x1ul << GP_PIN_PIN6_Pos)¦GP_PIN_PIN7_Pos (7)§GP_PIN_PIN7_Msk (0x1ul << GP_PIN_PIN7_Pos)©GP_DBEN_DBEN0_Pos (0)ªGP_DBEN_DBEN0_Msk (0x1ul << GP_DBEN_DBEN0_Pos)¬GP_DBEN_DBEN1_Pos (1)GP_DBEN_DBEN1_Msk (0x1ul << GP_DBEN_DBEN1_Pos)¯GP_DBEN_DBEN2_Pos (2)°GP_DBEN_DBEN2_Msk (0x1ul << GP_DBEN_DBEN2_Pos)²GP_DBEN_DBEN3_Pos (3)³GP_DBEN_DBEN3_Msk (0x1ul << GP_DBEN_DBEN3_Pos)µGP_DBEN_DBEN4_Pos (4)¶GP_DBEN_DBEN4_Msk (0x1ul << GP_DBEN_DBEN4_Pos)¸GP_DBEN_DBEN5_Pos (5)¹GP_DBEN_DBEN5_Msk (0x1ul << GP_DBEN_DBEN5_Pos)»GP_DBEN_DBEN6_Pos (6)¼GP_DBEN_DBEN6_Msk (0x1ul << GP_DBEN_DBEN6_Pos)¾GP_DBEN_DBEN7_Pos (7)¿GP_DBEN_DBEN7_Msk (0x1ul << GP_DBEN_DBEN7_Pos)ÁGP_INTTYPE_TYPE0_Pos (0)ÂGP_INTTYPE_TYPE0_Msk (0x1ul << GP_INTTYPE_TYPE0_Pos)ÄGP_INTTYPE_TYPE1_Pos (1)ÅGP_INTTYPE_TYPE1_Msk (0x1ul << GP_INTTYPE_TYPE1_Pos)ÇGP_INTTYPE_TYPE2_Pos (2)ÈGP_INTTYPE_TYPE2_Msk (0x1ul << GP_INTTYPE_TYPE2_Pos)ÊGP_INTTYPE_TYPE3_Pos (3)ËGP_INTTYPE_TYPE3_Msk (0x1ul << GP_INTTYPE_TYPE3_Pos)ÍGP_INTTYPE_TYPE4_Pos (4)ÎGP_INTTYPE_TYPE4_Msk (0x1ul << GP_INTTYPE_TYPE4_Pos)ÐGP_INTTYPE_TYPE5_Pos (5)ÑGP_INTTYPE_TYPE5_Msk (0x1ul << GP_INTTYPE_TYPE5_Pos)ÓGP_INTTYPE_TYPE6_Pos (6)ÔGP_INTTYPE_TYPE6_Msk (0x1ul << GP_INTTYPE_TYPE6_Pos)ÖGP_INTTYPE_TYPE7_Pos (7)×GP_INTTYPE_TYPE7_Msk (0x1ul << GP_INTTYPE_TYPE7_Pos)ÙGP_INTEN_FLIEN0_Pos (0)ÚGP_INTEN_FLIEN0_Msk (0x1ul << GP_INTEN_FLIEN0_Pos)ÜGP_INTEN_FLIEN1_Pos (1)ÝGP_INTEN_FLIEN1_Msk (0x1ul << GP_INTEN_FLIEN1_Pos)ßGP_INTEN_FLIEN2_Pos (2)àGP_INTEN_FLIEN2_Msk (0x1ul << GP_INTEN_FLIEN2_Pos)âGP_INTEN_FLIEN3_Pos (3)ãGP_INTEN_FLIEN3_Msk (0x1ul << GP_INTEN_FLIEN3_Pos)åGP_INTEN_FLIEN4_Pos (4)æGP_INTEN_FLIEN4_Msk (0x1ul << GP_INTEN_FLIEN4_Pos)èGP_INTEN_FLIEN5_Pos (5)éGP_INTEN_FLIEN5_Msk (0x1ul << GP_INTEN_FLIEN5_Pos)ëGP_INTEN_FLIEN6_Pos (6)ìGP_INTEN_FLIEN6_Msk (0x1ul << GP_INTEN_FLIEN6_Pos)îGP_INTEN_FLIEN7_Pos (7)ïGP_INTEN_FLIEN7_Msk (0x1ul << GP_INTEN_FLIEN7_Pos)ñGP_INTEN_RHIEN0_Pos (16)òGP_INTEN_RHIEN0_Msk (0x1ul << GP_INTEN_RHIEN0_Pos)ôGP_INTEN_RHIEN1_Pos (17)õGP_INTEN_RHIEN1_Msk (0x1ul << GP_INTEN_RHIEN1_Pos)÷GP_INTEN_RHIEN2_Pos (18)øGP_INTEN_RHIEN2_Msk (0x1ul << GP_INTEN_RHIEN2_Pos)úGP_INTEN_RHIEN3_Pos (19)ûGP_INTEN_RHIEN3_Msk (0x1ul << GP_INTEN_RHIEN3_Pos)ýGP_INTEN_RHIEN4_Pos (20)þGP_INTEN_RHIEN4_Msk (0x1ul << GP_INTEN_RHIEN4_Pos)GP_INTEN_RHIEN5_Pos (21)GP_INTEN_RHIEN5_Msk (0x1ul << GP_INTEN_RHIEN5_Pos)GP_INTEN_RHIEN6_Pos (22)GP_INTEN_RHIEN6_Msk (0x1ul << GP_INTEN_RHIEN6_Pos)GP_INTEN_RHIEN7_Pos (23)GP_INTEN_RHIEN7_Msk (0x1ul << GP_INTEN_RHIEN7_Pos)GP_INTSRC_INTSRC0_Pos (0)GP_INTSRC_INTSRC0_Msk (0x1ul << GP_INTSRC_INTSRC0_Pos)GP_INTSRC_INTSRC1_Pos (1)GP_INTSRC_INTSRC1_Msk (0x1ul << GP_INTSRC_INTSRC1_Pos)GP_INTSRC_INTSRC2_Pos (2)GP_INTSRC_INTSRC2_Msk (0x1ul << GP_INTSRC_INTSRC2_Pos)GP_INTSRC_INTSRC3_Pos (3)GP_INTSRC_INTSRC3_Msk (0x1ul << GP_INTSRC_INTSRC3_Pos)GP_INTSRC_INTSRC4_Pos (4)GP_INTSRC_INTSRC4_Msk (0x1ul << GP_INTSRC_INTSRC4_Pos)GP_INTSRC_INTSRC5_Pos (5)GP_INTSRC_INTSRC5_Msk (0x1ul << GP_INTSRC_INTSRC5_Pos)GP_INTSRC_INTSRC6_Pos (6)GP_INTSRC_INTSRC6_Msk (0x1ul << GP_INTSRC_INTSRC6_Pos)GP_INTSRC_INTSRC7_Pos (7)GP_INTSRC_INTSRC7_Msk (0x1ul << GP_INTSRC_INTSRC7_Pos)¡GP_INTSRC_INTSRC8_Pos (8)¢GP_INTSRC_INTSRC8_Msk (0x1ul << GP_INTSRC_INTSRC8_Pos)¤GP_INTSRC_INTSRC9_Pos (9)¥GP_INTSRC_INTSRC9_Msk (0x1ul << GP_INTSRC_INTSRC9_Pos)§GP_INTSRC_INTSRC10_Pos (10)¨GP_INTSRC_INTSRC10_Msk (0x1ul << GP_INTSRC_INTSRC10_Pos)ªGP_INTSRC_INTSRC11_Pos (11)«GP_INTSRC_INTSRC11_Msk (0x1ul << GP_INTSRC_INTSRC11_Pos)GP_INTSRC_INTSRC12_Pos (12)®GP_INTSRC_INTSRC12_Msk (0x1ul << GP_INTSRC_INTSRC12_Pos)°GP_INTSRC_INTSRC13_Pos (13)±GP_INTSRC_INTSRC13_Msk (0x1ul << GP_INTSRC_INTSRC13_Pos)³GP_INTSRC_INTSRC14_Pos (14)´GP_INTSRC_INTSRC14_Msk (0x1ul << GP_INTSRC_INTSRC14_Pos)¶GP_INTSRC_INTSRC15_Pos (15)·GP_INTSRC_INTSRC15_Msk (0x1ul << GP_INTSRC_INTSRC15_Pos)¹GP_MODE_MODE0_Pos (0)ºGP_MODE_MODE0_Msk (0x3ul << GP_MODE_MODE0_Pos)¼GP_MODE_MODE1_Pos (2)½GP_MODE_MODE1_Msk (0x3ul << GP_MODE_MODE1_Pos)¿GP_MODE_MODE2_Pos (4)ÀGP_MODE_MODE2_Msk (0x3ul << GP_MODE_MODE2_Pos)ÂGP_MODE_MODE3_Pos (6)ÃGP_MODE_MODE3_Msk (0x3ul << GP_MODE_MODE3_Pos)ÅGP_MODE_MODE4_Pos (8)ÆGP_MODE_MODE4_Msk (0x3ul << GP_MODE_MODE4_Pos)ÈGP_MODE_MODE5_Pos (10)ÉGP_MODE_MODE5_Msk (0x3ul << GP_MODE_MODE5_Pos)ËGP_DINOFF_DINOFF0_Pos (16)ÌGP_DINOFF_DINOFF0_Msk (0x1ul << GP_DINOFF_DINOFF0_Pos)ÎGP_DINOFF_DINOFF1_Pos (17)ÏGP_DINOFF_DINOFF1_Msk (0x1ul << GP_DINOFF_DINOFF1_Pos)ÑGP_DINOFF_DINOFF2_Pos (18)ÒGP_DINOFF_DINOFF2_Msk (0x1ul << GP_DINOFF_DINOFF2_Pos)ÔGP_DINOFF_DINOFF3_Pos (19)ÕGP_DINOFF_DINOFF3_Msk (0x1ul << GP_DINOFF_DINOFF3_Pos)×GP_DINOFF_DINOFF4_Pos (20)ØGP_DINOFF_DINOFF4_Msk (0x1ul << GP_DINOFF_DINOFF4_Pos)ÚGP_DINOFF_DINOFF5_Pos (21)ÛGP_DINOFF_DINOFF5_Msk (0x1ul << GP_DINOFF_DINOFF5_Pos)ÝGP_DINOFF_DINOFF6_Pos (22)ÞGP_DINOFF_DINOFF6_Msk (0x1ul << GP_DINOFF_DINOFF6_Pos)àGP_DINOFF_DINOFF7_Pos (23)áGP_DINOFF_DINOFF7_Msk (0x1ul << GP_DINOFF_DINOFF7_Pos)ãGP_DOUT_DOUT0_Pos (0)äGP_DOUT_DOUT0_Msk (0x1ul << GP_DOUT_DOUT0_Pos)æGP_DOUT_DOUT1_Pos (1)çGP_DOUT_DOUT1_Msk (0x1ul << GP_DOUT_DOUT1_Pos)éGP_DOUT_DOUT2_Pos (2)êGP_DOUT_DOUT2_Msk (0x1ul << GP_DOUT_DOUT2_Pos)ìGP_DOUT_DOUT3_Pos (3)íGP_DOUT_DOUT3_Msk (0x1ul << GP_DOUT_DOUT3_Pos)ïGP_DOUT_DOUT4_Pos (4)ðGP_DOUT_DOUT4_Msk (0x1ul << GP_DOUT_DOUT4_Pos)òGP_DOUT_DOUT5_Pos (5)óGP_DOUT_DOUT5_Msk (0x1ul << GP_DOUT_DOUT5_Pos)õGP_DOUT_DOUT6_Pos (6)öGP_DOUT_DOUT6_Msk (0x1ul << GP_DOUT_DOUT6_Pos)øGP_DOUT_DOUT7_Pos (7)ùGP_DOUT_DOUT7_Msk (0x1ul << GP_DOUT_DOUT7_Pos)ûGP_DATMSK_DATMSK0_Pos (0)üGP_DATMSK_DATMSK0_Msk (0x1ul << GP_DATMSK_DATMSK0_Pos)þGP_DATMSK_DATMSK1_Pos (1)ÿGP_DATMSK_DATMSK1_Msk (0x1ul << GP_DATMSK_DATMSK1_Pos)GP_DATMSK_DATMSK2_Pos (2)GP_DATMSK_DATMSK2_Msk (0x1ul << GP_DATMSK_DATMSK2_Pos)GP_DATMSK_DATMSK3_Pos (3)GP_DATMSK_DATMSK3_Msk (0x1ul << GP_DATMSK_DATMSK3_Pos)GP_DATMSK_DATMSK4_Pos (4)GP_DATMSK_DATMSK4_Msk (0x1ul << GP_DATMSK_DATMSK4_Pos)GP_DATMSK_DATMSK5_Pos (5)GP_DATMSK_DATMSK5_Msk (0x1ul << GP_DATMSK_DATMSK5_Pos)GP_DATMSK_DATMSK6_Pos (6)GP_DATMSK_DATMSK6_Msk (0x1ul << GP_DATMSK_DATMSK6_Pos)GP_DATMSK_DATMSK7_Pos (7)GP_DATMSK_DATMSK7_Msk (0x1ul << GP_DATMSK_DATMSK7_Pos)GP_PIN_PIN0_Pos (0)GP_PIN_PIN0_Msk (0x1ul << GP_PIN_PIN0_Pos)GP_PIN_PIN1_Pos (1)GP_PIN_PIN1_Msk (0x1ul << GP_PIN_PIN1_Pos)GP_PIN_PIN2_Pos (2)GP_PIN_PIN2_Msk (0x1ul << GP_PIN_PIN2_Pos)GP_PIN_PIN3_Pos (3)GP_PIN_PIN3_Msk (0x1ul << GP_PIN_PIN3_Pos)GP_PIN_PIN4_Pos (4) GP_PIN_PIN4_Msk (0x1ul << GP_PIN_PIN4_Pos)¢GP_PIN_PIN5_Pos (5)£GP_PIN_PIN5_Msk (0x1ul << GP_PIN_PIN5_Pos)¥GP_PIN_PIN6_Pos (6)¦GP_PIN_PIN6_Msk (0x1ul << GP_PIN_PIN6_Pos)¨GP_PIN_PIN7_Pos (7)©GP_PIN_PIN7_Msk (0x1ul << GP_PIN_PIN7_Pos)«GP_DBEN_DBEN0_Pos (0)¬GP_DBEN_DBEN0_Msk (0x1ul << GP_DBEN_DBEN0_Pos)®GP_DBEN_DBEN1_Pos (1)¯GP_DBEN_DBEN1_Msk (0x1ul << GP_DBEN_DBEN1_Pos)±GP_DBEN_DBEN2_Pos (2)²GP_DBEN_DBEN2_Msk (0x1ul << GP_DBEN_DBEN2_Pos)´GP_DBEN_DBEN3_Pos (3)µGP_DBEN_DBEN3_Msk (0x1ul << GP_DBEN_DBEN3_Pos)·GP_DBEN_DBEN4_Pos (4)¸GP_DBEN_DBEN4_Msk (0x1ul << GP_DBEN_DBEN4_Pos)ºGP_DBEN_DBEN5_Pos (5)»GP_DBEN_DBEN5_Msk (0x1ul << GP_DBEN_DBEN5_Pos)½GP_DBEN_DBEN6_Pos (6)¾GP_DBEN_DBEN6_Msk (0x1ul << GP_DBEN_DBEN6_Pos)ÀGP_DBEN_DBEN7_Pos (7)ÁGP_DBEN_DBEN7_Msk (0x1ul << GP_DBEN_DBEN7_Pos)ÃGP_INTTYPE_TYPE0_Pos (0)ÄGP_INTTYPE_TYPE0_Msk (0x1ul << GP_INTTYPE_TYPE0_Pos)ÆGP_INTTYPE_TYPE1_Pos (1)ÇGP_INTTYPE_TYPE1_Msk (0x1ul << GP_INTTYPE_TYPE1_Pos)ÉGP_INTTYPE_TYPE2_Pos (2)ÊGP_INTTYPE_TYPE2_Msk (0x1ul << GP_INTTYPE_TYPE2_Pos)ÌGP_INTTYPE_TYPE3_Pos (3)ÍGP_INTTYPE_TYPE3_Msk (0x1ul << GP_INTTYPE_TYPE3_Pos)ÏGP_INTTYPE_TYPE4_Pos (4)ÐGP_INTTYPE_TYPE4_Msk (0x1ul << GP_INTTYPE_TYPE4_Pos)ÒGP_INTTYPE_TYPE5_Pos (5)ÓGP_INTTYPE_TYPE5_Msk (0x1ul << GP_INTTYPE_TYPE5_Pos)ÕGP_INTTYPE_TYPE6_Pos (6)ÖGP_INTTYPE_TYPE6_Msk (0x1ul << GP_INTTYPE_TYPE6_Pos)ØGP_INTTYPE_TYPE7_Pos (7)ÙGP_INTTYPE_TYPE7_Msk (0x1ul << GP_INTTYPE_TYPE7_Pos)ÛGP_INTEN_FLIEN0_Pos (0)ÜGP_INTEN_FLIEN0_Msk (0x1ul << GP_INTEN_FLIEN0_Pos)ÞGP_INTEN_FLIEN1_Pos (1)ßGP_INTEN_FLIEN1_Msk (0x1ul << GP_INTEN_FLIEN1_Pos)áGP_INTEN_FLIEN2_Pos (2)âGP_INTEN_FLIEN2_Msk (0x1ul << GP_INTEN_FLIEN2_Pos)äGP_INTEN_FLIEN3_Pos (3)åGP_INTEN_FLIEN3_Msk (0x1ul << GP_INTEN_FLIEN3_Pos)çGP_INTEN_FLIEN4_Pos (4)èGP_INTEN_FLIEN4_Msk (0x1ul << GP_INTEN_FLIEN4_Pos)êGP_INTEN_FLIEN5_Pos (5)ëGP_INTEN_FLIEN5_Msk (0x1ul << GP_INTEN_FLIEN5_Pos)íGP_INTEN_FLIEN6_Pos (6)îGP_INTEN_FLIEN6_Msk (0x1ul << GP_INTEN_FLIEN6_Pos)ðGP_INTEN_FLIEN7_Pos (7)ñGP_INTEN_FLIEN7_Msk (0x1ul << GP_INTEN_FLIEN7_Pos)óGP_INTEN_RHIEN0_Pos (16)ôGP_INTEN_RHIEN0_Msk (0x1ul << GP_INTEN_RHIEN0_Pos)öGP_INTEN_RHIEN1_Pos (17)÷GP_INTEN_RHIEN1_Msk (0x1ul << GP_INTEN_RHIEN1_Pos)ùGP_INTEN_RHIEN2_Pos (18)úGP_INTEN_RHIEN2_Msk (0x1ul << GP_INTEN_RHIEN2_Pos)üGP_INTEN_RHIEN3_Pos (19)ýGP_INTEN_RHIEN3_Msk (0x1ul << GP_INTEN_RHIEN3_Pos)ÿGP_INTEN_RHIEN4_Pos (20)GP_INTEN_RHIEN4_Msk (0x1ul << GP_INTEN_RHIEN4_Pos)GP_INTEN_RHIEN5_Pos (21)GP_INTEN_RHIEN5_Msk (0x1ul << GP_INTEN_RHIEN5_Pos)GP_INTEN_RHIEN6_Pos (22)GP_INTEN_RHIEN6_Msk (0x1ul << GP_INTEN_RHIEN6_Pos)GP_INTEN_RHIEN7_Pos (23)GP_INTEN_RHIEN7_Msk (0x1ul << GP_INTEN_RHIEN7_Pos)GP_INTSRC_INTSRC0_Pos (0)GP_INTSRC_INTSRC0_Msk (0x1ul << GP_INTSRC_INTSRC0_Pos)GP_INTSRC_INTSRC1_Pos (1)GP_INTSRC_INTSRC1_Msk (0x1ul << GP_INTSRC_INTSRC1_Pos)GP_INTSRC_INTSRC2_Pos (2)GP_INTSRC_INTSRC2_Msk (0x1ul << GP_INTSRC_INTSRC2_Pos)GP_INTSRC_INTSRC3_Pos (3)GP_INTSRC_INTSRC3_Msk (0x1ul << GP_INTSRC_INTSRC3_Pos)GP_INTSRC_INTSRC4_Pos (4)GP_INTSRC_INTSRC4_Msk (0x1ul << GP_INTSRC_INTSRC4_Pos)GP_INTSRC_INTSRC5_Pos (5)GP_INTSRC_INTSRC5_Msk (0x1ul << GP_INTSRC_INTSRC5_Pos)GP_INTSRC_INTSRC6_Pos (6)GP_INTSRC_INTSRC6_Msk (0x1ul << GP_INTSRC_INTSRC6_Pos) GP_INTSRC_INTSRC7_Pos (7)¡GP_INTSRC_INTSRC7_Msk (0x1ul << GP_INTSRC_INTSRC7_Pos)£GP_INTSRC_INTSRC8_Pos (8)¤GP_INTSRC_INTSRC8_Msk (0x1ul << GP_INTSRC_INTSRC8_Pos)¦GP_INTSRC_INTSRC9_Pos (9)§GP_INTSRC_INTSRC9_Msk (0x1ul << GP_INTSRC_INTSRC9_Pos)©GP_INTSRC_INTSRC10_Pos (10)ªGP_INTSRC_INTSRC10_Msk (0x1ul << GP_INTSRC_INTSRC10_Pos)¬GP_INTSRC_INTSRC11_Pos (11)GP_INTSRC_INTSRC11_Msk (0x1ul << GP_INTSRC_INTSRC11_Pos)¯GP_INTSRC_INTSRC12_Pos (12)°GP_INTSRC_INTSRC12_Msk (0x1ul << GP_INTSRC_INTSRC12_Pos)²GP_INTSRC_INTSRC13_Pos (13)³GP_INTSRC_INTSRC13_Msk (0x1ul << GP_INTSRC_INTSRC13_Pos)µGP_INTSRC_INTSRC14_Pos (14)¶GP_INTSRC_INTSRC14_Msk (0x1ul << GP_INTSRC_INTSRC14_Pos)¸GP_INTSRC_INTSRC15_Pos (15)¹GP_INTSRC_INTSRC15_Msk (0x1ul << GP_INTSRC_INTSRC15_Pos)»GP_MODE_MODE0_Pos (0)¼GP_MODE_MODE0_Msk (0x3ul << GP_MODE_MODE0_Pos)¾GP_MODE_MODE1_Pos (2)¿GP_MODE_MODE1_Msk (0x3ul << GP_MODE_MODE1_Pos)ÁGP_MODE_MODE2_Pos (4)ÂGP_MODE_MODE2_Msk (0x3ul << GP_MODE_MODE2_Pos)ÄGP_MODE_MODE3_Pos (6)ÅGP_MODE_MODE3_Msk (0x3ul << GP_MODE_MODE3_Pos)ÇGP_MODE_MODE4_Pos (8)ÈGP_MODE_MODE4_Msk (0x3ul << GP_MODE_MODE4_Pos)ÊGP_MODE_MODE5_Pos (10)ËGP_MODE_MODE5_Msk (0x3ul << GP_MODE_MODE5_Pos)ÍGP_DINOFF_DINOFF0_Pos (16)ÎGP_DINOFF_DINOFF0_Msk (0x1ul << GP_DINOFF_DINOFF0_Pos)ÐGP_DINOFF_DINOFF1_Pos (17)ÑGP_DINOFF_DINOFF1_Msk (0x1ul << GP_DINOFF_DINOFF1_Pos)ÓGP_DINOFF_DINOFF2_Pos (18)ÔGP_DINOFF_DINOFF2_Msk (0x1ul << GP_DINOFF_DINOFF2_Pos)ÖGP_DINOFF_DINOFF3_Pos (19)×GP_DINOFF_DINOFF3_Msk (0x1ul << GP_DINOFF_DINOFF3_Pos)ÙGP_DINOFF_DINOFF4_Pos (20)ÚGP_DINOFF_DINOFF4_Msk (0x1ul << GP_DINOFF_DINOFF4_Pos)ÜGP_DINOFF_DINOFF5_Pos (21)ÝGP_DINOFF_DINOFF5_Msk (0x1ul << GP_DINOFF_DINOFF5_Pos)ßGP_DINOFF_DINOFF6_Pos (22)àGP_DINOFF_DINOFF6_Msk (0x1ul << GP_DINOFF_DINOFF6_Pos)âGP_DINOFF_DINOFF7_Pos (23)ãGP_DINOFF_DINOFF7_Msk (0x1ul << GP_DINOFF_DINOFF7_Pos)åGP_DOUT_DOUT0_Pos (0)æGP_DOUT_DOUT0_Msk (0x1ul << GP_DOUT_DOUT0_Pos)èGP_DOUT_DOUT1_Pos (1)éGP_DOUT_DOUT1_Msk (0x1ul << GP_DOUT_DOUT1_Pos)ëGP_DOUT_DOUT2_Pos (2)ìGP_DOUT_DOUT2_Msk (0x1ul << GP_DOUT_DOUT2_Pos)îGP_DOUT_DOUT3_Pos (3)ïGP_DOUT_DOUT3_Msk (0x1ul << GP_DOUT_DOUT3_Pos)ñGP_DOUT_DOUT4_Pos (4)òGP_DOUT_DOUT4_Msk (0x1ul << GP_DOUT_DOUT4_Pos)ôGP_DOUT_DOUT5_Pos (5)õGP_DOUT_DOUT5_Msk (0x1ul << GP_DOUT_DOUT5_Pos)÷GP_DOUT_DOUT6_Pos (6)øGP_DOUT_DOUT6_Msk (0x1ul << GP_DOUT_DOUT6_Pos)úGP_DOUT_DOUT7_Pos (7)ûGP_DOUT_DOUT7_Msk (0x1ul << GP_DOUT_DOUT7_Pos)ýGP_DATMSK_DATMSK0_Pos (0)þGP_DATMSK_DATMSK0_Msk (0x1ul << GP_DATMSK_DATMSK0_Pos)GP_DATMSK_DATMSK1_Pos (1)GP_DATMSK_DATMSK1_Msk (0x1ul << GP_DATMSK_DATMSK1_Pos)GP_DATMSK_DATMSK2_Pos (2)GP_DATMSK_DATMSK2_Msk (0x1ul << GP_DATMSK_DATMSK2_Pos)GP_DATMSK_DATMSK3_Pos (3)GP_DATMSK_DATMSK3_Msk (0x1ul << GP_DATMSK_DATMSK3_Pos)GP_DATMSK_DATMSK4_Pos (4)GP_DATMSK_DATMSK4_Msk (0x1ul << GP_DATMSK_DATMSK4_Pos)GP_DATMSK_DATMSK5_Pos (5)GP_DATMSK_DATMSK5_Msk (0x1ul << GP_DATMSK_DATMSK5_Pos)GP_DATMSK_DATMSK6_Pos (6)GP_DATMSK_DATMSK6_Msk (0x1ul << GP_DATMSK_DATMSK6_Pos)GP_DATMSK_DATMSK7_Pos (7)GP_DATMSK_DATMSK7_Msk (0x1ul << GP_DATMSK_DATMSK7_Pos)GP_PIN_PIN0_Pos (0)GP_PIN_PIN0_Msk (0x1ul << GP_PIN_PIN0_Pos)GP_PIN_PIN1_Pos (1)GP_PIN_PIN1_Msk (0x1ul << GP_PIN_PIN1_Pos)GP_PIN_PIN2_Pos (2)GP_PIN_PIN2_Msk (0x1ul << GP_PIN_PIN2_Pos)GP_PIN_PIN3_Pos (3)GP_PIN_PIN3_Msk (0x1ul << GP_PIN_PIN3_Pos)¡GP_PIN_PIN4_Pos (4)¢GP_PIN_PIN4_Msk (0x1ul << GP_PIN_PIN4_Pos)¤GP_PIN_PIN5_Pos (5)¥GP_PIN_PIN5_Msk (0x1ul << GP_PIN_PIN5_Pos)§GP_PIN_PIN6_Pos (6)¨GP_PIN_PIN6_Msk (0x1ul << GP_PIN_PIN6_Pos)ªGP_PIN_PIN7_Pos (7)«GP_PIN_PIN7_Msk (0x1ul << GP_PIN_PIN7_Pos)GP_DBEN_DBEN0_Pos (0)®GP_DBEN_DBEN0_Msk (0x1ul << GP_DBEN_DBEN0_Pos)°GP_DBEN_DBEN1_Pos (1)±GP_DBEN_DBEN1_Msk (0x1ul << GP_DBEN_DBEN1_Pos)³GP_DBEN_DBEN2_Pos (2)´GP_DBEN_DBEN2_Msk (0x1ul << GP_DBEN_DBEN2_Pos)¶GP_DBEN_DBEN3_Pos (3)·GP_DBEN_DBEN3_Msk (0x1ul << GP_DBEN_DBEN3_Pos)¹GP_DBEN_DBEN4_Pos (4)ºGP_DBEN_DBEN4_Msk (0x1ul << GP_DBEN_DBEN4_Pos)¼GP_DBEN_DBEN5_Pos (5)½GP_DBEN_DBEN5_Msk (0x1ul << GP_DBEN_DBEN5_Pos)¿GP_DBEN_DBEN6_Pos (6)ÀGP_DBEN_DBEN6_Msk (0x1ul << GP_DBEN_DBEN6_Pos)ÂGP_DBEN_DBEN7_Pos (7)ÃGP_DBEN_DBEN7_Msk (0x1ul << GP_DBEN_DBEN7_Pos)ÅGP_INTTYPE_TYPE0_Pos (0)ÆGP_INTTYPE_TYPE0_Msk (0x1ul << GP_INTTYPE_TYPE0_Pos)ÈGP_INTTYPE_TYPE1_Pos (1)ÉGP_INTTYPE_TYPE1_Msk (0x1ul << GP_INTTYPE_TYPE1_Pos)ËGP_INTTYPE_TYPE2_Pos (2)ÌGP_INTTYPE_TYPE2_Msk (0x1ul << GP_INTTYPE_TYPE2_Pos)ÎGP_INTTYPE_TYPE3_Pos (3)ÏGP_INTTYPE_TYPE3_Msk (0x1ul << GP_INTTYPE_TYPE3_Pos)ÑGP_INTTYPE_TYPE4_Pos (4)ÒGP_INTTYPE_TYPE4_Msk (0x1ul << GP_INTTYPE_TYPE4_Pos)ÔGP_INTTYPE_TYPE5_Pos (5)ÕGP_INTTYPE_TYPE5_Msk (0x1ul << GP_INTTYPE_TYPE5_Pos)×GP_INTTYPE_TYPE6_Pos (6)ØGP_INTTYPE_TYPE6_Msk (0x1ul << GP_INTTYPE_TYPE6_Pos)ÚGP_INTTYPE_TYPE7_Pos (7)ÛGP_INTTYPE_TYPE7_Msk (0x1ul << GP_INTTYPE_TYPE7_Pos)ÝGP_INTEN_FLIEN0_Pos (0)ÞGP_INTEN_FLIEN0_Msk (0x1ul << GP_INTEN_FLIEN0_Pos)àGP_INTEN_FLIEN1_Pos (1)áGP_INTEN_FLIEN1_Msk (0x1ul << GP_INTEN_FLIEN1_Pos)ãGP_INTEN_FLIEN2_Pos (2)äGP_INTEN_FLIEN2_Msk (0x1ul << GP_INTEN_FLIEN2_Pos)æGP_INTEN_FLIEN3_Pos (3)çGP_INTEN_FLIEN3_Msk (0x1ul << GP_INTEN_FLIEN3_Pos)éGP_INTEN_FLIEN4_Pos (4)êGP_INTEN_FLIEN4_Msk (0x1ul << GP_INTEN_FLIEN4_Pos)ìGP_INTEN_FLIEN5_Pos (5)íGP_INTEN_FLIEN5_Msk (0x1ul << GP_INTEN_FLIEN5_Pos)ïGP_INTEN_FLIEN6_Pos (6)ðGP_INTEN_FLIEN6_Msk (0x1ul << GP_INTEN_FLIEN6_Pos)òGP_INTEN_FLIEN7_Pos (7)óGP_INTEN_FLIEN7_Msk (0x1ul << GP_INTEN_FLIEN7_Pos)õGP_INTEN_RHIEN0_Pos (16)öGP_INTEN_RHIEN0_Msk (0x1ul << GP_INTEN_RHIEN0_Pos)øGP_INTEN_RHIEN1_Pos (17)ùGP_INTEN_RHIEN1_Msk (0x1ul << GP_INTEN_RHIEN1_Pos)ûGP_INTEN_RHIEN2_Pos (18)üGP_INTEN_RHIEN2_Msk (0x1ul << GP_INTEN_RHIEN2_Pos)þGP_INTEN_RHIEN3_Pos (19)ÿGP_INTEN_RHIEN3_Msk (0x1ul << GP_INTEN_RHIEN3_Pos)GP_INTEN_RHIEN4_Pos (20)GP_INTEN_RHIEN4_Msk (0x1ul << GP_INTEN_RHIEN4_Pos)GP_INTEN_RHIEN5_Pos (21)GP_INTEN_RHIEN5_Msk (0x1ul << GP_INTEN_RHIEN5_Pos)GP_INTEN_RHIEN6_Pos (22)GP_INTEN_RHIEN6_Msk (0x1ul << GP_INTEN_RHIEN6_Pos)GP_INTEN_RHIEN7_Pos (23)GP_INTEN_RHIEN7_Msk (0x1ul << GP_INTEN_RHIEN7_Pos)GP_INTSRC_INTSRC0_Pos (0)GP_INTSRC_INTSRC0_Msk (0x1ul << GP_INTSRC_INTSRC0_Pos)GP_INTSRC_INTSRC1_Pos (1)GP_INTSRC_INTSRC1_Msk (0x1ul << GP_INTSRC_INTSRC1_Pos)GP_INTSRC_INTSRC2_Pos (2)GP_INTSRC_INTSRC2_Msk (0x1ul << GP_INTSRC_INTSRC2_Pos)GP_INTSRC_INTSRC3_Pos (3)GP_INTSRC_INTSRC3_Msk (0x1ul << GP_INTSRC_INTSRC3_Pos)GP_INTSRC_INTSRC4_Pos (4)GP_INTSRC_INTSRC4_Msk (0x1ul << GP_INTSRC_INTSRC4_Pos)GP_INTSRC_INTSRC5_Pos (5)GP_INTSRC_INTSRC5_Msk (0x1ul << GP_INTSRC_INTSRC5_Pos)GP_INTSRC_INTSRC6_Pos (6) GP_INTSRC_INTSRC6_Msk (0x1ul << GP_INTSRC_INTSRC6_Pos)¢GP_INTSRC_INTSRC7_Pos (7)£GP_INTSRC_INTSRC7_Msk (0x1ul << GP_INTSRC_INTSRC7_Pos)¥GP_INTSRC_INTSRC8_Pos (8)¦GP_INTSRC_INTSRC8_Msk (0x1ul << GP_INTSRC_INTSRC8_Pos)¨GP_INTSRC_INTSRC9_Pos (9)©GP_INTSRC_INTSRC9_Msk (0x1ul << GP_INTSRC_INTSRC9_Pos)«GP_INTSRC_INTSRC10_Pos (10)¬GP_INTSRC_INTSRC10_Msk (0x1ul << GP_INTSRC_INTSRC10_Pos)®GP_INTSRC_INTSRC11_Pos (11)¯GP_INTSRC_INTSRC11_Msk (0x1ul << GP_INTSRC_INTSRC11_Pos)±GP_INTSRC_INTSRC12_Pos (12)²GP_INTSRC_INTSRC12_Msk (0x1ul << GP_INTSRC_INTSRC12_Pos)´GP_INTSRC_INTSRC13_Pos (13)µGP_INTSRC_INTSRC13_Msk (0x1ul << GP_INTSRC_INTSRC13_Pos)·GP_INTSRC_INTSRC14_Pos (14)¸GP_INTSRC_INTSRC14_Msk (0x1ul << GP_INTSRC_INTSRC14_Pos)ºGP_INTSRC_INTSRC15_Pos (15)»GP_INTSRC_INTSRC15_Msk (0x1ul << GP_INTSRC_INTSRC15_Pos)½GP_MODE_MODE0_Pos (0)¾GP_MODE_MODE0_Msk (0x3ul << GP_MODE_MODE0_Pos)ÀGP_MODE_MODE1_Pos (2)ÁGP_MODE_MODE1_Msk (0x3ul << GP_MODE_MODE1_Pos)ÃGP_MODE_MODE2_Pos (4)ÄGP_MODE_MODE2_Msk (0x3ul << GP_MODE_MODE2_Pos)ÆGP_MODE_MODE3_Pos (6)ÇGP_MODE_MODE3_Msk (0x3ul << GP_MODE_MODE3_Pos)ÉGP_MODE_MODE4_Pos (8)ÊGP_MODE_MODE4_Msk (0x3ul << GP_MODE_MODE4_Pos)ÌGP_MODE_MODE5_Pos (10)ÍGP_MODE_MODE5_Msk (0x3ul << GP_MODE_MODE5_Pos)ÏGP_DINOFF_DINOFF0_Pos (16)ÐGP_DINOFF_DINOFF0_Msk (0x1ul << GP_DINOFF_DINOFF0_Pos)ÒGP_DINOFF_DINOFF1_Pos (17)ÓGP_DINOFF_DINOFF1_Msk (0x1ul << GP_DINOFF_DINOFF1_Pos)ÕGP_DINOFF_DINOFF2_Pos (18)ÖGP_DINOFF_DINOFF2_Msk (0x1ul << GP_DINOFF_DINOFF2_Pos)ØGP_DINOFF_DINOFF3_Pos (19)ÙGP_DINOFF_DINOFF3_Msk (0x1ul << GP_DINOFF_DINOFF3_Pos)ÛGP_DINOFF_DINOFF4_Pos (20)ÜGP_DINOFF_DINOFF4_Msk (0x1ul << GP_DINOFF_DINOFF4_Pos)ÞGP_DINOFF_DINOFF5_Pos (21)ßGP_DINOFF_DINOFF5_Msk (0x1ul << GP_DINOFF_DINOFF5_Pos)áGP_DINOFF_DINOFF6_Pos (22)âGP_DINOFF_DINOFF6_Msk (0x1ul << GP_DINOFF_DINOFF6_Pos)äGP_DINOFF_DINOFF7_Pos (23)åGP_DINOFF_DINOFF7_Msk (0x1ul << GP_DINOFF_DINOFF7_Pos)çGP_DOUT_DOUT0_Pos (0)èGP_DOUT_DOUT0_Msk (0x1ul << GP_DOUT_DOUT0_Pos)êGP_DOUT_DOUT1_Pos (1)ëGP_DOUT_DOUT1_Msk (0x1ul << GP_DOUT_DOUT1_Pos)íGP_DOUT_DOUT2_Pos (2)îGP_DOUT_DOUT2_Msk (0x1ul << GP_DOUT_DOUT2_Pos)ðGP_DOUT_DOUT3_Pos (3)ñGP_DOUT_DOUT3_Msk (0x1ul << GP_DOUT_DOUT3_Pos)óGP_DOUT_DOUT4_Pos (4)ôGP_DOUT_DOUT4_Msk (0x1ul << GP_DOUT_DOUT4_Pos)öGP_DOUT_DOUT5_Pos (5)÷GP_DOUT_DOUT5_Msk (0x1ul << GP_DOUT_DOUT5_Pos)ùGP_DOUT_DOUT6_Pos (6)úGP_DOUT_DOUT6_Msk (0x1ul << GP_DOUT_DOUT6_Pos)üGP_DOUT_DOUT7_Pos (7)ýGP_DOUT_DOUT7_Msk (0x1ul << GP_DOUT_DOUT7_Pos)ÿGP_DATMSK_DATMSK0_Pos (0)GP_DATMSK_DATMSK0_Msk (0x1ul << GP_DATMSK_DATMSK0_Pos)GP_DATMSK_DATMSK1_Pos (1)GP_DATMSK_DATMSK1_Msk (0x1ul << GP_DATMSK_DATMSK1_Pos)GP_DATMSK_DATMSK2_Pos (2)GP_DATMSK_DATMSK2_Msk (0x1ul << GP_DATMSK_DATMSK2_Pos)GP_DATMSK_DATMSK3_Pos (3)GP_DATMSK_DATMSK3_Msk (0x1ul << GP_DATMSK_DATMSK3_Pos)GP_DATMSK_DATMSK4_Pos (4)GP_DATMSK_DATMSK4_Msk (0x1ul << GP_DATMSK_DATMSK4_Pos)GP_DATMSK_DATMSK5_Pos (5)GP_DATMSK_DATMSK5_Msk (0x1ul << GP_DATMSK_DATMSK5_Pos)GP_DATMSK_DATMSK6_Pos (6)GP_DATMSK_DATMSK6_Msk (0x1ul << GP_DATMSK_DATMSK6_Pos)GP_DATMSK_DATMSK7_Pos (7)GP_DATMSK_DATMSK7_Msk (0x1ul << GP_DATMSK_DATMSK7_Pos)GP_PIN_PIN0_Pos (0)GP_PIN_PIN0_Msk (0x1ul << GP_PIN_PIN0_Pos)GP_PIN_PIN1_Pos (1)GP_PIN_PIN1_Msk (0x1ul << GP_PIN_PIN1_Pos)GP_PIN_PIN2_Pos (2)GP_PIN_PIN2_Msk (0x1ul << GP_PIN_PIN2_Pos) GP_PIN_PIN3_Pos (3)¡GP_PIN_PIN3_Msk (0x1ul << GP_PIN_PIN3_Pos)£GP_PIN_PIN4_Pos (4)¤GP_PIN_PIN4_Msk (0x1ul << GP_PIN_PIN4_Pos)¦GP_PIN_PIN5_Pos (5)§GP_PIN_PIN5_Msk (0x1ul << GP_PIN_PIN5_Pos)©GP_PIN_PIN6_Pos (6)ªGP_PIN_PIN6_Msk (0x1ul << GP_PIN_PIN6_Pos)¬GP_PIN_PIN7_Pos (7)GP_PIN_PIN7_Msk (0x1ul << GP_PIN_PIN7_Pos)¯GP_DBEN_DBEN0_Pos (0)°GP_DBEN_DBEN0_Msk (0x1ul << GP_DBEN_DBEN0_Pos)²GP_DBEN_DBEN1_Pos (1)³GP_DBEN_DBEN1_Msk (0x1ul << GP_DBEN_DBEN1_Pos)µGP_DBEN_DBEN2_Pos (2)¶GP_DBEN_DBEN2_Msk (0x1ul << GP_DBEN_DBEN2_Pos)¸GP_DBEN_DBEN3_Pos (3)¹GP_DBEN_DBEN3_Msk (0x1ul << GP_DBEN_DBEN3_Pos)»GP_DBEN_DBEN4_Pos (4)¼GP_DBEN_DBEN4_Msk (0x1ul << GP_DBEN_DBEN4_Pos)¾GP_DBEN_DBEN5_Pos (5)¿GP_DBEN_DBEN5_Msk (0x1ul << GP_DBEN_DBEN5_Pos)ÁGP_DBEN_DBEN6_Pos (6)ÂGP_DBEN_DBEN6_Msk (0x1ul << GP_DBEN_DBEN6_Pos)ÄGP_DBEN_DBEN7_Pos (7)ÅGP_DBEN_DBEN7_Msk (0x1ul << GP_DBEN_DBEN7_Pos)ÇGP_INTTYPE_TYPE0_Pos (0)ÈGP_INTTYPE_TYPE0_Msk (0x1ul << GP_INTTYPE_TYPE0_Pos)ÊGP_INTTYPE_TYPE1_Pos (1)ËGP_INTTYPE_TYPE1_Msk (0x1ul << GP_INTTYPE_TYPE1_Pos)ÍGP_INTTYPE_TYPE2_Pos (2)ÎGP_INTTYPE_TYPE2_Msk (0x1ul << GP_INTTYPE_TYPE2_Pos)ÐGP_INTTYPE_TYPE3_Pos (3)ÑGP_INTTYPE_TYPE3_Msk (0x1ul << GP_INTTYPE_TYPE3_Pos)ÓGP_INTTYPE_TYPE4_Pos (4)ÔGP_INTTYPE_TYPE4_Msk (0x1ul << GP_INTTYPE_TYPE4_Pos)ÖGP_INTTYPE_TYPE5_Pos (5)×GP_INTTYPE_TYPE5_Msk (0x1ul << GP_INTTYPE_TYPE5_Pos)ÙGP_INTTYPE_TYPE6_Pos (6)ÚGP_INTTYPE_TYPE6_Msk (0x1ul << GP_INTTYPE_TYPE6_Pos)ÜGP_INTTYPE_TYPE7_Pos (7)ÝGP_INTTYPE_TYPE7_Msk (0x1ul << GP_INTTYPE_TYPE7_Pos)ßGP_INTEN_FLIEN0_Pos (0)àGP_INTEN_FLIEN0_Msk (0x1ul << GP_INTEN_FLIEN0_Pos)âGP_INTEN_FLIEN1_Pos (1)ãGP_INTEN_FLIEN1_Msk (0x1ul << GP_INTEN_FLIEN1_Pos)åGP_INTEN_FLIEN2_Pos (2)æGP_INTEN_FLIEN2_Msk (0x1ul << GP_INTEN_FLIEN2_Pos)èGP_INTEN_FLIEN3_Pos (3)éGP_INTEN_FLIEN3_Msk (0x1ul << GP_INTEN_FLIEN3_Pos)ëGP_INTEN_FLIEN4_Pos (4)ìGP_INTEN_FLIEN4_Msk (0x1ul << GP_INTEN_FLIEN4_Pos)îGP_INTEN_FLIEN5_Pos (5)ïGP_INTEN_FLIEN5_Msk (0x1ul << GP_INTEN_FLIEN5_Pos)ñGP_INTEN_FLIEN6_Pos (6)òGP_INTEN_FLIEN6_Msk (0x1ul << GP_INTEN_FLIEN6_Pos)ôGP_INTEN_FLIEN7_Pos (7)õGP_INTEN_FLIEN7_Msk (0x1ul << GP_INTEN_FLIEN7_Pos)÷GP_INTEN_RHIEN0_Pos (16)øGP_INTEN_RHIEN0_Msk (0x1ul << GP_INTEN_RHIEN0_Pos)úGP_INTEN_RHIEN1_Pos (17)ûGP_INTEN_RHIEN1_Msk (0x1ul << GP_INTEN_RHIEN1_Pos)ýGP_INTEN_RHIEN2_Pos (18)þGP_INTEN_RHIEN2_Msk (0x1ul << GP_INTEN_RHIEN2_Pos)GP_INTEN_RHIEN3_Pos (19)GP_INTEN_RHIEN3_Msk (0x1ul << GP_INTEN_RHIEN3_Pos)GP_INTEN_RHIEN4_Pos (20)GP_INTEN_RHIEN4_Msk (0x1ul << GP_INTEN_RHIEN4_Pos)GP_INTEN_RHIEN5_Pos (21)GP_INTEN_RHIEN5_Msk (0x1ul << GP_INTEN_RHIEN5_Pos)GP_INTEN_RHIEN6_Pos (22)GP_INTEN_RHIEN6_Msk (0x1ul << GP_INTEN_RHIEN6_Pos)GP_INTEN_RHIEN7_Pos (23)GP_INTEN_RHIEN7_Msk (0x1ul << GP_INTEN_RHIEN7_Pos)GP_INTSRC_INTSRC0_Pos (0)GP_INTSRC_INTSRC0_Msk (0x1ul << GP_INTSRC_INTSRC0_Pos)GP_INTSRC_INTSRC1_Pos (1)GP_INTSRC_INTSRC1_Msk (0x1ul << GP_INTSRC_INTSRC1_Pos)GP_INTSRC_INTSRC2_Pos (2)GP_INTSRC_INTSRC2_Msk (0x1ul << GP_INTSRC_INTSRC2_Pos)GP_INTSRC_INTSRC3_Pos (3)GP_INTSRC_INTSRC3_Msk (0x1ul << GP_INTSRC_INTSRC3_Pos)GP_INTSRC_INTSRC4_Pos (4)GP_INTSRC_INTSRC4_Msk (0x1ul << GP_INTSRC_INTSRC4_Pos)GP_INTSRC_INTSRC5_Pos (5)GP_INTSRC_INTSRC5_Msk (0x1ul << GP_INTSRC_INTSRC5_Pos)¡GP_INTSRC_INTSRC6_Pos (6)¢GP_INTSRC_INTSRC6_Msk (0x1ul << GP_INTSRC_INTSRC6_Pos)¤GP_INTSRC_INTSRC7_Pos (7)¥GP_INTSRC_INTSRC7_Msk (0x1ul << GP_INTSRC_INTSRC7_Pos)§GP_INTSRC_INTSRC8_Pos (8)¨GP_INTSRC_INTSRC8_Msk (0x1ul << GP_INTSRC_INTSRC8_Pos)ªGP_INTSRC_INTSRC9_Pos (9)«GP_INTSRC_INTSRC9_Msk (0x1ul << GP_INTSRC_INTSRC9_Pos)GP_INTSRC_INTSRC10_Pos (10)®GP_INTSRC_INTSRC10_Msk (0x1ul << GP_INTSRC_INTSRC10_Pos)°GP_INTSRC_INTSRC11_Pos (11)±GP_INTSRC_INTSRC11_Msk (0x1ul << GP_INTSRC_INTSRC11_Pos)³GP_INTSRC_INTSRC12_Pos (12)´GP_INTSRC_INTSRC12_Msk (0x1ul << GP_INTSRC_INTSRC12_Pos)¶GP_INTSRC_INTSRC13_Pos (13)·GP_INTSRC_INTSRC13_Msk (0x1ul << GP_INTSRC_INTSRC13_Pos)¹GP_INTSRC_INTSRC14_Pos (14)ºGP_INTSRC_INTSRC14_Msk (0x1ul << GP_INTSRC_INTSRC14_Pos)¼GP_INTSRC_INTSRC15_Pos (15)½GP_INTSRC_INTSRC15_Msk (0x1ul << GP_INTSRC_INTSRC15_Pos)¿GP_MODE_MODE0_Pos (0)ÀGP_MODE_MODE0_Msk (0x3ul << GP_MODE_MODE0_Pos)ÂGP_MODE_MODE1_Pos (2)ÃGP_MODE_MODE1_Msk (0x3ul << GP_MODE_MODE1_Pos)ÅGP_MODE_MODE2_Pos (4)ÆGP_MODE_MODE2_Msk (0x3ul << GP_MODE_MODE2_Pos)ÈGP_MODE_MODE3_Pos (6)ÉGP_MODE_MODE3_Msk (0x3ul << GP_MODE_MODE3_Pos)ËGP_MODE_MODE4_Pos (8)ÌGP_MODE_MODE4_Msk (0x3ul << GP_MODE_MODE4_Pos)ÎGP_MODE_MODE5_Pos (10)ÏGP_MODE_MODE5_Msk (0x3ul << GP_MODE_MODE5_Pos)ÑGP_DINOFF_DINOFF0_Pos (16)ÒGP_DINOFF_DINOFF0_Msk (0x1ul << GP_DINOFF_DINOFF0_Pos)ÔGP_DINOFF_DINOFF1_Pos (17)ÕGP_DINOFF_DINOFF1_Msk (0x1ul << GP_DINOFF_DINOFF1_Pos)×GP_DINOFF_DINOFF2_Pos (18)ØGP_DINOFF_DINOFF2_Msk (0x1ul << GP_DINOFF_DINOFF2_Pos)ÚGP_DINOFF_DINOFF3_Pos (19)ÛGP_DINOFF_DINOFF3_Msk (0x1ul << GP_DINOFF_DINOFF3_Pos)ÝGP_DINOFF_DINOFF4_Pos (20)ÞGP_DINOFF_DINOFF4_Msk (0x1ul << GP_DINOFF_DINOFF4_Pos)àGP_DINOFF_DINOFF5_Pos (21)áGP_DINOFF_DINOFF5_Msk (0x1ul << GP_DINOFF_DINOFF5_Pos)ãGP_DINOFF_DINOFF6_Pos (22)äGP_DINOFF_DINOFF6_Msk (0x1ul << GP_DINOFF_DINOFF6_Pos)æGP_DINOFF_DINOFF7_Pos (23)çGP_DINOFF_DINOFF7_Msk (0x1ul << GP_DINOFF_DINOFF7_Pos)éGP_DOUT_DOUT0_Pos (0)êGP_DOUT_DOUT0_Msk (0x1ul << GP_DOUT_DOUT0_Pos)ìGP_DOUT_DOUT1_Pos (1)íGP_DOUT_DOUT1_Msk (0x1ul << GP_DOUT_DOUT1_Pos)ïGP_DOUT_DOUT2_Pos (2)ðGP_DOUT_DOUT2_Msk (0x1ul << GP_DOUT_DOUT2_Pos)òGP_DOUT_DOUT3_Pos (3)óGP_DOUT_DOUT3_Msk (0x1ul << GP_DOUT_DOUT3_Pos)õGP_DOUT_DOUT4_Pos (4)öGP_DOUT_DOUT4_Msk (0x1ul << GP_DOUT_DOUT4_Pos)øGP_DOUT_DOUT5_Pos (5)ùGP_DOUT_DOUT5_Msk (0x1ul << GP_DOUT_DOUT5_Pos)ûGP_DOUT_DOUT6_Pos (6)üGP_DOUT_DOUT6_Msk (0x1ul << GP_DOUT_DOUT6_Pos)þGP_DOUT_DOUT7_Pos (7)ÿGP_DOUT_DOUT7_Msk (0x1ul << GP_DOUT_DOUT7_Pos)GP_DATMSK_DATMSK0_Pos (0)GP_DATMSK_DATMSK0_Msk (0x1ul << GP_DATMSK_DATMSK0_Pos)GP_DATMSK_DATMSK1_Pos (1)GP_DATMSK_DATMSK1_Msk (0x1ul << GP_DATMSK_DATMSK1_Pos)GP_DATMSK_DATMSK2_Pos (2)GP_DATMSK_DATMSK2_Msk (0x1ul << GP_DATMSK_DATMSK2_Pos)GP_DATMSK_DATMSK3_Pos (3)GP_DATMSK_DATMSK3_Msk (0x1ul << GP_DATMSK_DATMSK3_Pos)GP_DATMSK_DATMSK4_Pos (4)GP_DATMSK_DATMSK4_Msk (0x1ul << GP_DATMSK_DATMSK4_Pos)GP_DATMSK_DATMSK5_Pos (5)GP_DATMSK_DATMSK5_Msk (0x1ul << GP_DATMSK_DATMSK5_Pos)GP_DATMSK_DATMSK6_Pos (6)GP_DATMSK_DATMSK6_Msk (0x1ul << GP_DATMSK_DATMSK6_Pos)GP_DATMSK_DATMSK7_Pos (7)GP_DATMSK_DATMSK7_Msk (0x1ul << GP_DATMSK_DATMSK7_Pos)GP_PIN_PIN0_Pos (0)GP_PIN_PIN0_Msk (0x1ul << GP_PIN_PIN0_Pos)GP_PIN_PIN1_Pos (1)GP_PIN_PIN1_Msk (0x1ul << GP_PIN_PIN1_Pos)GP_PIN_PIN2_Pos (2) GP_PIN_PIN2_Msk (0x1ul << GP_PIN_PIN2_Pos)¢GP_PIN_PIN3_Pos (3)£GP_PIN_PIN3_Msk (0x1ul << GP_PIN_PIN3_Pos)¥GP_PIN_PIN4_Pos (4)¦GP_PIN_PIN4_Msk (0x1ul << GP_PIN_PIN4_Pos)¨GP_PIN_PIN5_Pos (5)©GP_PIN_PIN5_Msk (0x1ul << GP_PIN_PIN5_Pos)«GP_PIN_PIN6_Pos (6)¬GP_PIN_PIN6_Msk (0x1ul << GP_PIN_PIN6_Pos)®GP_PIN_PIN7_Pos (7)¯GP_PIN_PIN7_Msk (0x1ul << GP_PIN_PIN7_Pos)±GP_DBEN_DBEN0_Pos (0)²GP_DBEN_DBEN0_Msk (0x1ul << GP_DBEN_DBEN0_Pos)´GP_DBEN_DBEN1_Pos (1)µGP_DBEN_DBEN1_Msk (0x1ul << GP_DBEN_DBEN1_Pos)·GP_DBEN_DBEN2_Pos (2)¸GP_DBEN_DBEN2_Msk (0x1ul << GP_DBEN_DBEN2_Pos)ºGP_DBEN_DBEN3_Pos (3)»GP_DBEN_DBEN3_Msk (0x1ul << GP_DBEN_DBEN3_Pos)½GP_DBEN_DBEN4_Pos (4)¾GP_DBEN_DBEN4_Msk (0x1ul << GP_DBEN_DBEN4_Pos)ÀGP_DBEN_DBEN5_Pos (5)ÁGP_DBEN_DBEN5_Msk (0x1ul << GP_DBEN_DBEN5_Pos)ÃGP_DBEN_DBEN6_Pos (6)ÄGP_DBEN_DBEN6_Msk (0x1ul << GP_DBEN_DBEN6_Pos)ÆGP_DBEN_DBEN7_Pos (7)ÇGP_DBEN_DBEN7_Msk (0x1ul << GP_DBEN_DBEN7_Pos)ÉGP_INTTYPE_TYPE0_Pos (0)ÊGP_INTTYPE_TYPE0_Msk (0x1ul << GP_INTTYPE_TYPE0_Pos)ÌGP_INTTYPE_TYPE1_Pos (1)ÍGP_INTTYPE_TYPE1_Msk (0x1ul << GP_INTTYPE_TYPE1_Pos)ÏGP_INTTYPE_TYPE2_Pos (2)ÐGP_INTTYPE_TYPE2_Msk (0x1ul << GP_INTTYPE_TYPE2_Pos)ÒGP_INTTYPE_TYPE3_Pos (3)ÓGP_INTTYPE_TYPE3_Msk (0x1ul << GP_INTTYPE_TYPE3_Pos)ÕGP_INTTYPE_TYPE4_Pos (4)ÖGP_INTTYPE_TYPE4_Msk (0x1ul << GP_INTTYPE_TYPE4_Pos)ØGP_INTTYPE_TYPE5_Pos (5)ÙGP_INTTYPE_TYPE5_Msk (0x1ul << GP_INTTYPE_TYPE5_Pos)ÛGP_INTTYPE_TYPE6_Pos (6)ÜGP_INTTYPE_TYPE6_Msk (0x1ul << GP_INTTYPE_TYPE6_Pos)ÞGP_INTTYPE_TYPE7_Pos (7)ßGP_INTTYPE_TYPE7_Msk (0x1ul << GP_INTTYPE_TYPE7_Pos)áGP_INTEN_FLIEN0_Pos (0)âGP_INTEN_FLIEN0_Msk (0x1ul << GP_INTEN_FLIEN0_Pos)äGP_INTEN_FLIEN1_Pos (1)åGP_INTEN_FLIEN1_Msk (0x1ul << GP_INTEN_FLIEN1_Pos)çGP_INTEN_FLIEN2_Pos (2)èGP_INTEN_FLIEN2_Msk (0x1ul << GP_INTEN_FLIEN2_Pos)êGP_INTEN_FLIEN3_Pos (3)ëGP_INTEN_FLIEN3_Msk (0x1ul << GP_INTEN_FLIEN3_Pos)íGP_INTEN_FLIEN4_Pos (4)îGP_INTEN_FLIEN4_Msk (0x1ul << GP_INTEN_FLIEN4_Pos)ðGP_INTEN_FLIEN5_Pos (5)ñGP_INTEN_FLIEN5_Msk (0x1ul << GP_INTEN_FLIEN5_Pos)óGP_INTEN_FLIEN6_Pos (6)ôGP_INTEN_FLIEN6_Msk (0x1ul << GP_INTEN_FLIEN6_Pos)öGP_INTEN_FLIEN7_Pos (7)÷GP_INTEN_FLIEN7_Msk (0x1ul << GP_INTEN_FLIEN7_Pos)ùGP_INTEN_RHIEN0_Pos (16)úGP_INTEN_RHIEN0_Msk (0x1ul << GP_INTEN_RHIEN0_Pos)üGP_INTEN_RHIEN1_Pos (17)ýGP_INTEN_RHIEN1_Msk (0x1ul << GP_INTEN_RHIEN1_Pos)ÿGP_INTEN_RHIEN2_Pos (18)GP_INTEN_RHIEN2_Msk (0x1ul << GP_INTEN_RHIEN2_Pos)GP_INTEN_RHIEN3_Pos (19)GP_INTEN_RHIEN3_Msk (0x1ul << GP_INTEN_RHIEN3_Pos)GP_INTEN_RHIEN4_Pos (20)GP_INTEN_RHIEN4_Msk (0x1ul << GP_INTEN_RHIEN4_Pos)GP_INTEN_RHIEN5_Pos (21)GP_INTEN_RHIEN5_Msk (0x1ul << GP_INTEN_RHIEN5_Pos)GP_INTEN_RHIEN6_Pos (22)GP_INTEN_RHIEN6_Msk (0x1ul << GP_INTEN_RHIEN6_Pos)GP_INTEN_RHIEN7_Pos (23)GP_INTEN_RHIEN7_Msk (0x1ul << GP_INTEN_RHIEN7_Pos)GP_INTSRC_INTSRC0_Pos (0)GP_INTSRC_INTSRC0_Msk (0x1ul << GP_INTSRC_INTSRC0_Pos)GP_INTSRC_INTSRC1_Pos (1)GP_INTSRC_INTSRC1_Msk (0x1ul << GP_INTSRC_INTSRC1_Pos)GP_INTSRC_INTSRC2_Pos (2)GP_INTSRC_INTSRC2_Msk (0x1ul << GP_INTSRC_INTSRC2_Pos)GP_INTSRC_INTSRC3_Pos (3)GP_INTSRC_INTSRC3_Msk (0x1ul << GP_INTSRC_INTSRC3_Pos)GP_INTSRC_INTSRC4_Pos (4)GP_INTSRC_INTSRC4_Msk (0x1ul << GP_INTSRC_INTSRC4_Pos) GP_INTSRC_INTSRC5_Pos (5)¡GP_INTSRC_INTSRC5_Msk (0x1ul << GP_INTSRC_INTSRC5_Pos)£GP_INTSRC_INTSRC6_Pos (6)¤GP_INTSRC_INTSRC6_Msk (0x1ul << GP_INTSRC_INTSRC6_Pos)¦GP_INTSRC_INTSRC7_Pos (7)§GP_INTSRC_INTSRC7_Msk (0x1ul << GP_INTSRC_INTSRC7_Pos)©GP_INTSRC_INTSRC8_Pos (8)ªGP_INTSRC_INTSRC8_Msk (0x1ul << GP_INTSRC_INTSRC8_Pos)¬GP_INTSRC_INTSRC9_Pos (9)GP_INTSRC_INTSRC9_Msk (0x1ul << GP_INTSRC_INTSRC9_Pos)¯GP_INTSRC_INTSRC10_Pos (10)°GP_INTSRC_INTSRC10_Msk (0x1ul << GP_INTSRC_INTSRC10_Pos)²GP_INTSRC_INTSRC11_Pos (11)³GP_INTSRC_INTSRC11_Msk (0x1ul << GP_INTSRC_INTSRC11_Pos)µGP_INTSRC_INTSRC12_Pos (12)¶GP_INTSRC_INTSRC12_Msk (0x1ul << GP_INTSRC_INTSRC12_Pos)¸GP_INTSRC_INTSRC13_Pos (13)¹GP_INTSRC_INTSRC13_Msk (0x1ul << GP_INTSRC_INTSRC13_Pos)»GP_INTSRC_INTSRC14_Pos (14)¼GP_INTSRC_INTSRC14_Msk (0x1ul << GP_INTSRC_INTSRC14_Pos)¾GP_INTSRC_INTSRC15_Pos (15)¿GP_INTSRC_INTSRC15_Msk (0x1ul << GP_INTSRC_INTSRC15_Pos)ÁGP_MODE_MODE0_Pos (0)ÂGP_MODE_MODE0_Msk (0x3ul << GP_MODE_MODE0_Pos)ÄGP_MODE_MODE1_Pos (2)ÅGP_MODE_MODE1_Msk (0x3ul << GP_MODE_MODE1_Pos)ÇGP_MODE_MODE2_Pos (4)ÈGP_MODE_MODE2_Msk (0x3ul << GP_MODE_MODE2_Pos)ÊGP_MODE_MODE3_Pos (6)ËGP_MODE_MODE3_Msk (0x3ul << GP_MODE_MODE3_Pos)ÍGP_MODE_MODE4_Pos (8)ÎGP_MODE_MODE4_Msk (0x3ul << GP_MODE_MODE4_Pos)ÐGP_MODE_MODE5_Pos (10)ÑGP_MODE_MODE5_Msk (0x3ul << GP_MODE_MODE5_Pos)ÓGP_DINOFF_DINOFF0_Pos (16)ÔGP_DINOFF_DINOFF0_Msk (0x1ul << GP_DINOFF_DINOFF0_Pos)ÖGP_DINOFF_DINOFF1_Pos (17)×GP_DINOFF_DINOFF1_Msk (0x1ul << GP_DINOFF_DINOFF1_Pos)ÙGP_DINOFF_DINOFF2_Pos (18)ÚGP_DINOFF_DINOFF2_Msk (0x1ul << GP_DINOFF_DINOFF2_Pos)ÜGP_DINOFF_DINOFF3_Pos (19)ÝGP_DINOFF_DINOFF3_Msk (0x1ul << GP_DINOFF_DINOFF3_Pos)ßGP_DINOFF_DINOFF4_Pos (20)àGP_DINOFF_DINOFF4_Msk (0x1ul << GP_DINOFF_DINOFF4_Pos)âGP_DINOFF_DINOFF5_Pos (21)ãGP_DINOFF_DINOFF5_Msk (0x1ul << GP_DINOFF_DINOFF5_Pos)åGP_DINOFF_DINOFF6_Pos (22)æGP_DINOFF_DINOFF6_Msk (0x1ul << GP_DINOFF_DINOFF6_Pos)èGP_DINOFF_DINOFF7_Pos (23)éGP_DINOFF_DINOFF7_Msk (0x1ul << GP_DINOFF_DINOFF7_Pos)ëGP_DOUT_DOUT0_Pos (0)ìGP_DOUT_DOUT0_Msk (0x1ul << GP_DOUT_DOUT0_Pos)îGP_DOUT_DOUT1_Pos (1)ïGP_DOUT_DOUT1_Msk (0x1ul << GP_DOUT_DOUT1_Pos)ñGP_DOUT_DOUT2_Pos (2)òGP_DOUT_DOUT2_Msk (0x1ul << GP_DOUT_DOUT2_Pos)ôGP_DOUT_DOUT3_Pos (3)õGP_DOUT_DOUT3_Msk (0x1ul << GP_DOUT_DOUT3_Pos)÷GP_DOUT_DOUT4_Pos (4)øGP_DOUT_DOUT4_Msk (0x1ul << GP_DOUT_DOUT4_Pos)úGP_DOUT_DOUT5_Pos (5)ûGP_DOUT_DOUT5_Msk (0x1ul << GP_DOUT_DOUT5_Pos)ýGP_DOUT_DOUT6_Pos (6)þGP_DOUT_DOUT6_Msk (0x1ul << GP_DOUT_DOUT6_Pos)GP_DOUT_DOUT7_Pos (7)GP_DOUT_DOUT7_Msk (0x1ul << GP_DOUT_DOUT7_Pos)GP_DATMSK_DATMSK0_Pos (0)GP_DATMSK_DATMSK0_Msk (0x1ul << GP_DATMSK_DATMSK0_Pos)GP_DATMSK_DATMSK1_Pos (1)GP_DATMSK_DATMSK1_Msk (0x1ul << GP_DATMSK_DATMSK1_Pos)GP_DATMSK_DATMSK2_Pos (2)GP_DATMSK_DATMSK2_Msk (0x1ul << GP_DATMSK_DATMSK2_Pos)GP_DATMSK_DATMSK3_Pos (3)GP_DATMSK_DATMSK3_Msk (0x1ul << GP_DATMSK_DATMSK3_Pos)GP_DATMSK_DATMSK4_Pos (4)GP_DATMSK_DATMSK4_Msk (0x1ul << GP_DATMSK_DATMSK4_Pos)GP_DATMSK_DATMSK5_Pos (5)GP_DATMSK_DATMSK5_Msk (0x1ul << GP_DATMSK_DATMSK5_Pos)GP_DATMSK_DATMSK6_Pos (6)GP_DATMSK_DATMSK6_Msk (0x1ul << GP_DATMSK_DATMSK6_Pos)GP_DATMSK_DATMSK7_Pos (7)GP_DATMSK_DATMSK7_Msk (0x1ul << GP_DATMSK_DATMSK7_Pos)GP_PIN_PIN0_Pos (0)GP_PIN_PIN0_Msk (0x1ul << GP_PIN_PIN0_Pos)GP_PIN_PIN1_Pos (1)GP_PIN_PIN1_Msk (0x1ul << GP_PIN_PIN1_Pos)¡GP_PIN_PIN2_Pos (2)¢GP_PIN_PIN2_Msk (0x1ul << GP_PIN_PIN2_Pos)¤GP_PIN_PIN3_Pos (3)¥GP_PIN_PIN3_Msk (0x1ul << GP_PIN_PIN3_Pos)§GP_PIN_PIN4_Pos (4)¨GP_PIN_PIN4_Msk (0x1ul << GP_PIN_PIN4_Pos)ªGP_PIN_PIN5_Pos (5)«GP_PIN_PIN5_Msk (0x1ul << GP_PIN_PIN5_Pos)GP_PIN_PIN6_Pos (6)®GP_PIN_PIN6_Msk (0x1ul << GP_PIN_PIN6_Pos)°GP_PIN_PIN7_Pos (7)±GP_PIN_PIN7_Msk (0x1ul << GP_PIN_PIN7_Pos)³GP_DBEN_DBEN0_Pos (0)´GP_DBEN_DBEN0_Msk (0x1ul << GP_DBEN_DBEN0_Pos)¶GP_DBEN_DBEN1_Pos (1)·GP_DBEN_DBEN1_Msk (0x1ul << GP_DBEN_DBEN1_Pos)¹GP_DBEN_DBEN2_Pos (2)ºGP_DBEN_DBEN2_Msk (0x1ul << GP_DBEN_DBEN2_Pos)¼GP_DBEN_DBEN3_Pos (3)½GP_DBEN_DBEN3_Msk (0x1ul << GP_DBEN_DBEN3_Pos)¿GP_DBEN_DBEN4_Pos (4)ÀGP_DBEN_DBEN4_Msk (0x1ul << GP_DBEN_DBEN4_Pos)ÂGP_DBEN_DBEN5_Pos (5)ÃGP_DBEN_DBEN5_Msk (0x1ul << GP_DBEN_DBEN5_Pos)ÅGP_DBEN_DBEN6_Pos (6)ÆGP_DBEN_DBEN6_Msk (0x1ul << GP_DBEN_DBEN6_Pos)ÈGP_DBEN_DBEN7_Pos (7)ÉGP_DBEN_DBEN7_Msk (0x1ul << GP_DBEN_DBEN7_Pos)ËGP_INTTYPE_TYPE0_Pos (0)ÌGP_INTTYPE_TYPE0_Msk (0x1ul << GP_INTTYPE_TYPE0_Pos)ÎGP_INTTYPE_TYPE1_Pos (1)ÏGP_INTTYPE_TYPE1_Msk (0x1ul << GP_INTTYPE_TYPE1_Pos)ÑGP_INTTYPE_TYPE2_Pos (2)ÒGP_INTTYPE_TYPE2_Msk (0x1ul << GP_INTTYPE_TYPE2_Pos)ÔGP_INTTYPE_TYPE3_Pos (3)ÕGP_INTTYPE_TYPE3_Msk (0x1ul << GP_INTTYPE_TYPE3_Pos)×GP_INTTYPE_TYPE4_Pos (4)ØGP_INTTYPE_TYPE4_Msk (0x1ul << GP_INTTYPE_TYPE4_Pos)ÚGP_INTTYPE_TYPE5_Pos (5)ÛGP_INTTYPE_TYPE5_Msk (0x1ul << GP_INTTYPE_TYPE5_Pos)ÝGP_INTTYPE_TYPE6_Pos (6)ÞGP_INTTYPE_TYPE6_Msk (0x1ul << GP_INTTYPE_TYPE6_Pos)àGP_INTTYPE_TYPE7_Pos (7)áGP_INTTYPE_TYPE7_Msk (0x1ul << GP_INTTYPE_TYPE7_Pos)ãGP_INTEN_FLIEN0_Pos (0)äGP_INTEN_FLIEN0_Msk (0x1ul << GP_INTEN_FLIEN0_Pos)æGP_INTEN_FLIEN1_Pos (1)çGP_INTEN_FLIEN1_Msk (0x1ul << GP_INTEN_FLIEN1_Pos)éGP_INTEN_FLIEN2_Pos (2)êGP_INTEN_FLIEN2_Msk (0x1ul << GP_INTEN_FLIEN2_Pos)ìGP_INTEN_FLIEN3_Pos (3)íGP_INTEN_FLIEN3_Msk (0x1ul << GP_INTEN_FLIEN3_Pos)ïGP_INTEN_FLIEN4_Pos (4)ðGP_INTEN_FLIEN4_Msk (0x1ul << GP_INTEN_FLIEN4_Pos)òGP_INTEN_FLIEN5_Pos (5)óGP_INTEN_FLIEN5_Msk (0x1ul << GP_INTEN_FLIEN5_Pos)õGP_INTEN_FLIEN6_Pos (6)öGP_INTEN_FLIEN6_Msk (0x1ul << GP_INTEN_FLIEN6_Pos)øGP_INTEN_FLIEN7_Pos (7)ùGP_INTEN_FLIEN7_Msk (0x1ul << GP_INTEN_FLIEN7_Pos)ûGP_INTEN_RHIEN0_Pos (16)üGP_INTEN_RHIEN0_Msk (0x1ul << GP_INTEN_RHIEN0_Pos)þGP_INTEN_RHIEN1_Pos (17)ÿGP_INTEN_RHIEN1_Msk (0x1ul << GP_INTEN_RHIEN1_Pos)GP_INTEN_RHIEN2_Pos (18)GP_INTEN_RHIEN2_Msk (0x1ul << GP_INTEN_RHIEN2_Pos)GP_INTEN_RHIEN3_Pos (19)GP_INTEN_RHIEN3_Msk (0x1ul << GP_INTEN_RHIEN3_Pos)GP_INTEN_RHIEN4_Pos (20)GP_INTEN_RHIEN4_Msk (0x1ul << GP_INTEN_RHIEN4_Pos)GP_INTEN_RHIEN5_Pos (21)GP_INTEN_RHIEN5_Msk (0x1ul << GP_INTEN_RHIEN5_Pos)GP_INTEN_RHIEN6_Pos (22)GP_INTEN_RHIEN6_Msk (0x1ul << GP_INTEN_RHIEN6_Pos)GP_INTEN_RHIEN7_Pos (23)GP_INTEN_RHIEN7_Msk (0x1ul << GP_INTEN_RHIEN7_Pos)GP_INTSRC_INTSRC0_Pos (0)GP_INTSRC_INTSRC0_Msk (0x1ul << GP_INTSRC_INTSRC0_Pos)GP_INTSRC_INTSRC1_Pos (1)GP_INTSRC_INTSRC1_Msk (0x1ul << GP_INTSRC_INTSRC1_Pos)GP_INTSRC_INTSRC2_Pos (2)GP_INTSRC_INTSRC2_Msk (0x1ul << GP_INTSRC_INTSRC2_Pos)GP_INTSRC_INTSRC3_Pos (3)GP_INTSRC_INTSRC3_Msk (0x1ul << GP_INTSRC_INTSRC3_Pos)GP_INTSRC_INTSRC4_Pos (4) GP_INTSRC_INTSRC4_Msk (0x1ul << GP_INTSRC_INTSRC4_Pos)¢GP_INTSRC_INTSRC5_Pos (5)£GP_INTSRC_INTSRC5_Msk (0x1ul << GP_INTSRC_INTSRC5_Pos)¥GP_INTSRC_INTSRC6_Pos (6)¦GP_INTSRC_INTSRC6_Msk (0x1ul << GP_INTSRC_INTSRC6_Pos)¨GP_INTSRC_INTSRC7_Pos (7)©GP_INTSRC_INTSRC7_Msk (0x1ul << GP_INTSRC_INTSRC7_Pos)«GP_INTSRC_INTSRC8_Pos (8)¬GP_INTSRC_INTSRC8_Msk (0x1ul << GP_INTSRC_INTSRC8_Pos)®GP_INTSRC_INTSRC9_Pos (9)¯GP_INTSRC_INTSRC9_Msk (0x1ul << GP_INTSRC_INTSRC9_Pos)±GP_INTSRC_INTSRC10_Pos (10)²GP_INTSRC_INTSRC10_Msk (0x1ul << GP_INTSRC_INTSRC10_Pos)´GP_INTSRC_INTSRC11_Pos (11)µGP_INTSRC_INTSRC11_Msk (0x1ul << GP_INTSRC_INTSRC11_Pos)·GP_INTSRC_INTSRC12_Pos (12)¸GP_INTSRC_INTSRC12_Msk (0x1ul << GP_INTSRC_INTSRC12_Pos)ºGP_INTSRC_INTSRC13_Pos (13)»GP_INTSRC_INTSRC13_Msk (0x1ul << GP_INTSRC_INTSRC13_Pos)½GP_INTSRC_INTSRC14_Pos (14)¾GP_INTSRC_INTSRC14_Msk (0x1ul << GP_INTSRC_INTSRC14_Pos)ÀGP_INTSRC_INTSRC15_Pos (15)ÁGP_INTSRC_INTSRC15_Msk (0x1ul << GP_INTSRC_INTSRC15_Pos)ÃGP_DBCTL_DBCLKSEL_Pos (0)ÄGP_DBCTL_DBCLKSEL_Msk (0xful << GP_DBCTL_DBCLKSEL_Pos)ÆGP_DBCTL_DBCLKSRC_Pos (4)ÇGP_DBCTL_DBCLKSRC_Msk (0x1ul << GP_DBCTL_DBCLKSRC_Pos)ÉGP_DBCTL_ICLKON_Pos (5)ÊGP_DBCTL_ICLKON_Msk (0x1ul << GP_DBCTL_ICLKON_Pos)ÇADC_DAT_RESULT_Pos (0)ÈADC_DAT_RESULT_Msk (0xfffful << ADC_DAT_RESULT_Pos)ÉADC_DAT_OV_Pos (16)ÊADC_DAT_OV_Msk (0x1ul << ADC_DAT_OV_Pos)ËADC_DAT_VALID_Pos (17)ÌADC_DAT_VALID_Msk (0x1ul << ADC_DAT_VALID_Pos)ÎADC_CTL_ADCEN_Pos (0)ÏADC_CTL_ADCEN_Msk (0x1ul << ADC_CTL_ADCEN_Pos)ÐADC_CTL_ADCIEN_Pos (1)ÑADC_CTL_ADCIEN_Msk (0x1ul << ADC_CTL_ADCIEN_Pos)ÒADC_CTL_HWTRGSEL_Pos (4)ÓADC_CTL_HWTRGSEL_Msk (0x3ul << ADC_CTL_HWTRGSEL_Pos)ÔADC_CTL_HWTRGCOND_Pos (6)ÕADC_CTL_HWTRGCOND_Msk (0x1ul << ADC_CTL_HWTRGCOND_Pos)ÖADC_CTL_HWTRGEN_Pos (8)×ADC_CTL_HWTRGEN_Msk (0x1ul << ADC_CTL_HWTRGEN_Pos)ØADC_CTL_FIFO_EN_Pos (9)ÙADC_CTL_FIFO_EN_Msk (0x1ul << ADC_CTL_FIFO_EN_Pos)ÚADC_CTL_FIFO_THRE_STATE_Pos (10)ÛADC_CTL_FIFO_THRE_STATE_Msk (0x1ul << ADC_CTL_FIFO_THRE_STATE_Pos)ÜADC_CTL_SWTRG_Pos (11)ÝADC_CTL_SWTRG_Msk (0x1ul << ADC_CTL_SWTRG_Pos)ÞADC_CTL_SWTRG_Pos (11)ßADC_CTL_SWTRG_Msk (0x1ul << ADC_CTL_SWTRG_Pos)àADC_CTL_SWTRG_Pos (11)áADC_CTL_SWTRG_Msk (0x1ul << ADC_CTL_SWTRG_Pos)âADC_CTL_LEFT_SHIFT_EN_Pos (12)ãADC_CTL_LEFT_SHIFT_EN_Msk (0x1ul << ADC_CTL_LEFT_SHIFT_EN_Pos)äADC_CTL_SUB_BIAS_EN_Pos (13)åADC_CTL_SUB_BIAS_EN_Msk (0x1ul << ADC_CTL_SUB_BIAS_EN_Pos)æADC_CTL_BIAS_VALUE_Pos (16)çADC_CTL_BIAS_VALUE_Msk (0xffful << ADC_CTL_BIAS_VALUE_Pos)êADC_CHEN_CHEN0_Pos (0)ëADC_CHEN_CHEN0_Msk (0x1ul << ADC_CHEN_CHEN0_Pos)ìADC_CHEN_CHEN1_Pos (1)íADC_CHEN_CHEN1_Msk (0x1ul << ADC_CHEN_CHEN1_Pos)îADC_CHEN_CHEN2_Pos (2)ïADC_CHEN_CHEN2_Msk (0x1ul << ADC_CHEN_CHEN2_Pos)ðADC_CHEN_CHEN3_Pos (3)ñADC_CHEN_CHEN3_Msk (0x1ul << ADC_CHEN_CHEN3_Pos)òADC_CHEN_CHEN4_Pos (4)óADC_CHEN_CHEN4_Msk (0x1ul << ADC_CHEN_CHEN4_Pos)ôADC_CHEN_CHEN5_Pos (5)õADC_CHEN_CHEN5_Msk (0x1ul << ADC_CHEN_CHEN5_Pos)öADC_CHEN_CHEN6_Pos (6)÷ADC_CHEN_CHEN6_Msk (0x1ul << ADC_CHEN_CHEN6_Pos)øADC_CHEN_CHEN7_Pos (7)ùADC_CHEN_CHEN7_Msk (0x1ul << ADC_CHEN_CHEN7_Pos)úADC_CHEN_CHEN8_VBG_Pos (8)ûADC_CHEN_CHEN8_VBG_Msk (0x1ul << ADC_CHEN_CHEN8_VBG_Pos)üADC_CHEN_CH9_TMP_Pos (9)ýADC_CHEN_CH9_TMP_Msk (0x1ul << ADC_CHEN_CH9_TMP_Pos)þADC_CHEN_CH10_VDD_4_Pos (10)ÿADC_CHEN_CH10_VDD_4_Msk (0x1ul << ADC_CHEN_CH10_VDD_4_Pos)ADC_CHEN_CH11_VBG_2_Pos (11)ADC_CHEN_CH11_VBG_2_Msk (0x1ul << ADC_CHEN_CH11_VBG_2_Pos)ADC_CHEN_ALL_Msk (0xFFFul)ADC_CMP0_ADCMPEN_Pos (0)ADC_CMP0_ADCMPEN_Msk (0x1ul << ADC_CMP0_ADCMPEN_Pos)ADC_CMP0_ADCMPIE_Pos (1)ADC_CMP0_ADCMPIE_Msk (0x1ul << ADC_CMP0_ADCMPIE_Pos)ADC_CMP0_CMPCOND_Pos (2)ADC_CMP0_CMPCOND_Msk (0x1ul << ADC_CMP0_CMPCOND_Pos)ADC_CMP0_CMPCH_Pos (3)ADC_CMP0_CMPCH_Msk (0x7ul << ADC_CMP0_CMPCH_Pos)ADC_CMP0_CMPMCNT_Pos (8)ADC_CMP0_CMPMCNT_Msk (0xful << ADC_CMP0_CMPMCNT_Pos)ADC_CMP0_CMPDAT_Pos (16)ADC_CMP0_CMPDAT_Msk (0xffful << ADC_CMP0_CMPDAT_Pos)ADC_CMP1_ADCMPEN_Pos (0)ADC_CMP1_ADCMPEN_Msk (0x1ul << ADC_CMP1_ADCMPEN_Pos)ADC_CMP1_ADCMPIE_Pos (1)ADC_CMP1_ADCMPIE_Msk (0x1ul << ADC_CMP1_ADCMPIE_Pos)ADC_CMP1_CMPCOND_Pos (2)ADC_CMP1_CMPCOND_Msk (0x1ul << ADC_CMP1_CMPCOND_Pos)ADC_CMP1_CMPCH_Pos (3)ADC_CMP1_CMPCH_Msk (0x7ul << ADC_CMP1_CMPCH_Pos)ADC_CMP1_CMPMCNT_Pos (8)ADC_CMP1_CMPMCNT_Msk (0xful << ADC_CMP1_CMPMCNT_Pos)ADC_CMP1_CMPDAT_Pos (16)ADC_CMP1_CMPDAT_Msk (0xffful << ADC_CMP1_CMPDAT_Pos)ADC_STATUS_ADIF_Pos (0)ADC_STATUS_ADIF_Msk (0x1ul << ADC_STATUS_ADIF_Pos) ADC_STATUS_ADCMPIF0_Pos (1)¡ADC_STATUS_ADCMPIF0_Msk (0x1ul << ADC_STATUS_ADCMPIF0_Pos)¢ADC_STATUS_ADCMPIF1_Pos (2)£ADC_STATUS_ADCMPIF1_Msk (0x1ul << ADC_STATUS_ADCMPIF1_Pos)¤ADC_STATUS_BUSY_Pos (3)¥ADC_STATUS_BUSY_Msk (0x1ul << ADC_STATUS_BUSY_Pos)¦ADC_STATUS_CHANNEL_Pos (4)§ADC_STATUS_CHANNEL_Msk (0x7ul << ADC_STATUS_CHANNEL_Pos)¨ADC_STATUS_VALID_Pos (8)©ADC_STATUS_VALID_Msk (0x1ul << ADC_STATUS_VALID_Pos)ªADC_STATUS_INTMSK_FULL_Pos (9)«ADC_STATUS_INTMSK_FULL_Msk (0x1ul << ADC_STATUS_INTMSK_FULL_Pos)¬ADC_STATUS_INTMSK_EMPTY_Pos (10)ADC_STATUS_INTMSK_EMPTY_Msk (0x1ul << ADC_STATUS_INTMSK_EMPTY_Pos)®ADC_STATUS_INTMSK_OVER_Pos (11)¯ADC_STATUS_INTMSK_OVER_Msk (0x1ul << ADC_STATUS_INTMSK_OVER_Pos)°ADC_STATUS_INTMSK_HALF_Pos (12)±ADC_STATUS_INTMSK_HALF_Msk (0x1ul << ADC_STATUS_INTMSK_HALF_Pos)²ADC_STATUS_INTMSK_AD_Pos (13)³ADC_STATUS_INTMSK_AD_Msk (0x1ul << ADC_STATUS_INTMSK_AD_Pos)´ADC_STATUS_INTMSK_CMP0_Pos (14)µADC_STATUS_INTMSK_CMP0_Msk (0x1ul << ADC_STATUS_INTMSK_CMP0_Pos)¶ADC_STATUS_INTMSK_CMP1_Pos (15)·ADC_STATUS_INTMSK_CMP1_Msk (0x1ul << ADC_STATUS_INTMSK_CMP1_Pos)¸ADC_STATUS_OV_Pos (16)¹ADC_STATUS_OV_Msk (0x1ul << ADC_STATUS_OV_Pos)ºADC_STATUS_ONE_CH_CLR_SEL_Pos (17)»ADC_STATUS_ONE_CH_CLR_SEL_Msk (0x1ul << ADC_STATUS_ONE_CH_CLR_SEL_Pos)¼ADC_STATUS_ONE_CH_FLAG_Pos (18)½ADC_STATUS_ONE_CH_FLAG_Msk (0x1ul << ADC_STATUS_ONE_CH_FLAG_Pos)¾ADC_STATUS_INTFLG_FULL_Pos (19)¿ADC_STATUS_INTFLG_FULL_Msk (0x1ul << ADC_STATUS_INTFLG_FULL_Pos)ÀADC_STATUS_INTFLG_EMPTY_Pos (20)ÁADC_STATUS_INTFLG_EMPTY_Msk (0x1ul << ADC_STATUS_INTFLG_EMPTY_Pos)ÂADC_STATUS_INTFLG_OVER_Pos (21)ÃADC_STATUS_INTFLG_OVER_Msk (0x1ul << ADC_STATUS_INTFLG_OVER_Pos)ÄADC_STATUS_INTFLG_HALF_Pos (22)ÅADC_STATUS_INTFLG_HALF_Msk (0x1ul << ADC_STATUS_INTFLG_HALF_Pos)ÆADC_STATUS_ADCF_Pos (24)ÇADC_STATUS_ADCF_Msk (0x1ul << ADC_STATUS_ADCF_Pos)ÈADC_STATUS_ADCMPF0_Pos (25)ÉADC_STATUS_ADCMPF0_Msk (0x1ul << ADC_STATUS_ADCMPF0_Pos)ÊADC_STATUS_ADCMPF1_Pos (26)ËADC_STATUS_ADCMPF1_Msk (0x1ul << ADC_STATUS_ADCMPF1_Pos)ÌADC_STATUS_FLAG_FULL_Pos (27)ÍADC_STATUS_FLAG_FULL_Msk (0x1ul << ADC_STATUS_FLAG_FULL_Pos)ÎADC_STATUS_FLAG_EMPTY_Pos (28)ÏADC_STATUS_FLAG_EMPTY_Msk (0x1ul << ADC_STATUS_FLAG_EMPTY_Pos)ÐADC_STATUS_FLAG_OVER_Pos (29)ÑADC_STATUS_FLAG_OVER_Msk (0x1ul << ADC_STATUS_FLAG_OVER_Pos)ÒADC_STATUS_FLAG_HALF_Pos (30)ÓADC_STATUS_FLAG_HALF_Msk (0x1ul << ADC_STATUS_FLAG_HALF_Pos)ÕADC_TRGDLY_DELAY_Pos (0)ÖADC_TRGDLY_DELAY_Msk (0xfful << ADC_TRGDLY_DELAY_Pos)ØADC_EXTSMPT_EXTSMPT_Pos (0)ÙADC_EXTSMPT_EXTSMPT_Msk (0x3fful << ADC_EXTSMPT_EXTSMPT_Pos)ÛADC_SEQCTL_SEQEN_Pos (0)ÜADC_SEQCTL_SEQEN_Msk (0x1ul << ADC_SEQCTL_SEQEN_Pos)ÝADC_SEQCTL_SEQTYPE_Pos (1)ÞADC_SEQCTL_SEQTYPE_Msk (0x1ul << ADC_SEQCTL_SEQTYPE_Pos)ßADC_SEQCTL_MODESEL_Pos (2)àADC_SEQCTL_MODESEL_Msk (0x3ul << ADC_SEQCTL_MODESEL_Pos)áADC_SEQCTL_DELAY_EN_Pos (4)âADC_SEQCTL_DELAY_EN_Msk (0x1ul << ADC_SEQCTL_DELAY_EN_Pos)ãADC_SEQCTL_TRG_SEL_Pos (5)äADC_SEQCTL_TRG_SEL_Msk (0x1ul << ADC_SEQCTL_TRG_SEL_Pos)åADC_SEQCTL_ONE_CH_EN_Pos (6)æADC_SEQCTL_ONE_CH_EN_Msk (0x1ul << ADC_SEQCTL_ONE_CH_EN_Pos)çADC_SEQCTL_TRG1CTL_Pos (8)èADC_SEQCTL_TRG1CTL_Msk (0xful << ADC_SEQCTL_TRG1CTL_Pos)éADC_SEQCTL_TRG2CTL_Pos (16)êADC_SEQCTL_TRG2CTL_Msk (0xful << ADC_SEQCTL_TRG2CTL_Pos)ìADC_SEQDAT1_RESULT_Pos (0)íADC_SEQDAT1_RESULT_Msk (0x3fful << ADC_SEQDAT1_RESULT_Pos)îADC_SEQDAT1_OV_Pos (16)ïADC_SEQDAT1_OV_Msk (0x1ul << ADC_SEQDAT1_OV_Pos)ðADC_SEQDAT1_VALID_Pos (17)ñADC_SEQDAT1_VALID_Msk (0x1ul << ADC_SEQDAT1_VALID_Pos)óADC_SEQDAT2_RESULT_Pos (0)ôADC_SEQDAT2_RESULT_Msk (0x3fful << ADC_SEQDAT2_RESULT_Pos)õADC_SEQDAT2_OV_Pos (16)öADC_SEQDAT2_OV_Msk (0x1ul << ADC_SEQDAT2_OV_Pos)÷ADC_SEQDAT2_VALID_Pos (17)øADC_SEQDAT2_VALID_Msk (0x1ul << ADC_SEQDAT2_VALID_Pos)úADC_CTL2_TESTMODE_Pos (0)ûADC_CTL2_TESTMODE_Msk (0x1ul << ADC_CTL2_TESTMODE_Pos)üADC_CTL2_SHSEL_Pos (1)ýADC_CTL2_SHSEL_Msk (0x1ul << ADC_CTL2_SHSEL_Pos)þADC_CTL2_DMA_EN_Pos (2)ÿADC_CTL2_DMA_EN_Msk (0x1ul << ADC_CTL2_DMA_EN_Pos)ADC_CTL2_CLKDIV_Pos (8)ADC_CTL2_CLKDIV_Msk (0x7ul << ADC_CTL2_CLKDIV_Pos)ADC_SEL_VREF_Pos (17)ADC_SEL_VREF_Msk (0x1ul << ADC_SEL_VREF_Pos)ADC_CTL2_CMPCTL_Pos (24)ADC_CTL2_CMPCTL_Msk (0x3ul << ADC_CTL2_CMPCTL_Pos)ADC_CTL2_DRVCTL_Pos (26)ADC_CTL2_DRVCTL_Msk (0x3ul << ADC_CTL2_DRVCTL_Pos)«SYS_P0_MFP_MFP_Pos (0)¬SYS_P0_MFP_MFP_Msk (0xfful << SYS_P0_MFP_MFP_Pos)®SYS_P0_MFP_ALT0_Pos (8)¯SYS_P0_MFP_ALT0_Msk (0x1ul << SYS_P0_MFP_ALT0_Pos)±SYS_P0_MFP_ALT1_Pos (9)²SYS_P0_MFP_ALT1_Msk (0x1ul << SYS_P0_MFP_ALT1_Pos)´SYS_P0_MFP_ALT2_Pos (10)µSYS_P0_MFP_ALT2_Msk (0x1ul << SYS_P0_MFP_ALT2_Pos)·SYS_P0_MFP_ALT3_Pos (11)¸SYS_P0_MFP_ALT3_Msk (0x1ul << SYS_P0_MFP_ALT3_Pos)ºSYS_P0_MFP_ALT4_Pos (12)»SYS_P0_MFP_ALT4_Msk (0x1ul << SYS_P0_MFP_ALT4_Pos)½SYS_P0_MFP_ALT5_Pos (13)¾SYS_P0_MFP_ALT5_Msk (0x1ul << SYS_P0_MFP_ALT5_Pos)ÀSYS_P0_MFP_ALT6_Pos (14)ÁSYS_P0_MFP_ALT6_Msk (0x1ul << SYS_P0_MFP_ALT6_Pos)ÃSYS_P0_MFP_ALT7_Pos (15)ÄSYS_P0_MFP_ALT7_Msk (0x1ul << SYS_P0_MFP_ALT7_Pos)ÆSYS_P1_MFP_MFP_Pos (0)ÇSYS_P1_MFP_MFP_Msk (0xfful << SYS_P1_MFP_MFP_Pos)ÉSYS_P1_MFP_ALT0_Pos (8)ÊSYS_P1_MFP_ALT0_Msk (0x1ul << SYS_P1_MFP_ALT0_Pos)ÌSYS_P1_MFP_ALT1_Pos (9)ÍSYS_P1_MFP_ALT1_Msk (0x1ul << SYS_P1_MFP_ALT1_Pos)ÏSYS_P1_MFP_ALT2_Pos (10)ÐSYS_P1_MFP_ALT2_Msk (0x1ul << SYS_P1_MFP_ALT2_Pos)ÒSYS_P1_MFP_ALT3_Pos (11)ÓSYS_P1_MFP_ALT3_Msk (0x1ul << SYS_P1_MFP_ALT3_Pos)ÕSYS_P1_MFP_ALT4_Pos (12)ÖSYS_P1_MFP_ALT4_Msk (0x1ul << SYS_P1_MFP_ALT4_Pos)ØSYS_P1_MFP_ALT5_Pos (13)ÙSYS_P1_MFP_ALT5_Msk (0x1ul << SYS_P1_MFP_ALT5_Pos)ÛSYS_P1_MFP_ALT6_Pos (14)ÜSYS_P1_MFP_ALT6_Msk (0x1ul << SYS_P1_MFP_ALT6_Pos)ÞSYS_P1_MFP_ALT7_Pos (15)ßSYS_P1_MFP_ALT7_Msk (0x1ul << SYS_P1_MFP_ALT7_Pos)áSYS_P1_MFP_TYPE_Pos (16)âSYS_P1_MFP_TYPE_Msk (0xfful << SYS_P1_MFP_TYPE_Pos)äSYS_P1_MFP_P12EXT_Pos (26)åSYS_P1_MFP_P12EXT_Msk (0x1ul << SYS_P1_MFP_P12EXT_Pos)çSYS_P1_MFP_P13EXT_Pos (27)èSYS_P1_MFP_P13EXT_Msk (0x1ul << SYS_P1_MFP_P13EXT_Pos)êSYS_P1_MFP_P14EXT_Pos (28)ëSYS_P1_MFP_P14EXT_Msk (0x1ul << SYS_P1_MFP_P14EXT_Pos)îSYS_P2_MFP_ALT0_Pos (8)ïSYS_P2_MFP_ALT0_Msk (0x1ul << SYS_P2_MFP_ALT0_Pos)ñSYS_P2_MFP_ALT1_Pos (9)òSYS_P2_MFP_ALT1_Msk (0x1ul << SYS_P2_MFP_ALT1_Pos)õSYS_P2_MFP_ALT2_Pos (10)öSYS_P2_MFP_ALT2_Msk (0x1ul << SYS_P2_MFP_ALT2_Pos)øSYS_P2_MFP_ALT3_Pos (11)ùSYS_P2_MFP_ALT3_Msk (0x1ul << SYS_P2_MFP_ALT3_Pos)ûSYS_P2_MFP_ALT4_Pos (12)üSYS_P2_MFP_ALT4_Msk (0x1ul << SYS_P2_MFP_ALT4_Pos)þSYS_P2_MFP_ALT5_Pos (13)ÿSYS_P2_MFP_ALT5_Msk (0x1ul << SYS_P2_MFP_ALT5_Pos) SYS_P2_MFP_ALT6_Pos (14) SYS_P2_MFP_ALT6_Msk (0x1ul << SYS_P2_MFP_ALT6_Pos) SYS_P2_MFP_ALT7_Pos (15) SYS_P2_MFP_ALT7_Msk (0x1ul << SYS_P2_MFP_ALT7_Pos) SYS_P3_MFP_MFP_Pos (0) SYS_P3_MFP_MFP_Msk (0xfful << SYS_P3_MFP_MFP_Pos) SYS_P3_MFP_ALT0_Pos (8) SYS_P3_MFP_ALT0_Msk (0x1ul << SYS_P3_MFP_ALT0_Pos) SYS_P3_MFP_ALT1_Pos (9) SYS_P3_MFP_ALT1_Msk (0x1ul << SYS_P3_MFP_ALT1_Pos) SYS_P3_MFP_ALT2_Pos (10) SYS_P3_MFP_ALT2_Msk (0x1ul << SYS_P3_MFP_ALT2_Pos) SYS_P3_MFP_ALT4_Pos (12) SYS_P3_MFP_ALT4_Msk (0x1ul << SYS_P3_MFP_ALT4_Pos) SYS_P3_MFP_ALT5_Pos (13) SYS_P3_MFP_ALT5_Msk (0x1ul << SYS_P3_MFP_ALT5_Pos) SYS_P3_MFP_ALT6_Pos (14) SYS_P3_MFP_ALT6_Msk (0x1ul << SYS_P3_MFP_ALT6_Pos) SYS_P3_MFP_P32EXT_Pos (26) SYS_P3_MFP_P32EXT_Msk (0x1ul << SYS_P3_MFP_P32EXT_Pos)¡ SYS_P4_MFP_MFP_Pos (0)¢ SYS_P4_MFP_MFP_Msk (0xfful << SYS_P4_MFP_MFP_Pos)¤ SYS_P4_MFP_ALT6_Pos (14)¥ SYS_P4_MFP_ALT6_Msk (0x1ul << SYS_P4_MFP_ALT6_Pos)§ SYS_P4_MFP_ALT7_Pos (15)¨ SYS_P4_MFP_ALT7_Msk (0x1ul << SYS_P4_MFP_ALT7_Pos)ª SYS_P5_MFP_MFP_Pos (0)« SYS_P5_MFP_MFP_Msk (0xfful << SYS_P5_MFP_MFP_Pos) SYS_P5_MFP_ALT0_Pos (8)® SYS_P5_MFP_ALT0_Msk (0x1ul << SYS_P5_MFP_ALT0_Pos)° SYS_P5_MFP_ALT1_Pos (9)± SYS_P5_MFP_ALT1_Msk (0x1ul << SYS_P5_MFP_ALT1_Pos)³ SYS_P5_MFP_ALT2_Pos (10)´ SYS_P5_MFP_ALT2_Msk (0x1ul << SYS_P5_MFP_ALT2_Pos)¶ SYS_P5_MFP_ALT3_Pos (11)· SYS_P5_MFP_ALT3_Msk (0x1ul << SYS_P5_MFP_ALT3_Pos)¹ SYS_P5_MFP_ALT4_Pos (12)º SYS_P5_MFP_ALT4_Msk (0x1ul << SYS_P5_MFP_ALT4_Pos)¼ SYS_P5_MFP_ALT5_Pos (13)½ SYS_P5_MFP_ALT5_Msk (0x1ul << SYS_P5_MFP_ALT5_Pos)¿ SYS_P5_MFP_ALT6_Pos (14)À SYS_P5_MFP_ALT6_Msk (0x1ul << SYS_P5_MFP_ALT5_Pos)Â SYS_P5_MFP_ALT7_Pos (15)Ã SYS_P5_MFP_ALT7_Msk (0x1ul << SYS_P5_MFP_ALT5_Pos)Å SYS_P5_MFP_P50EXT_Pos (24)Æ SYS_P5_MFP_P50EXT_Msk (0x1ul << SYS_P5_MFP_P50EXT_Pos)È SYS_P5_MFP_P51EXT_Pos (25)É SYS_P5_MFP_P51EXT_Msk (0x1ul << SYS_P5_MFP_P51EXT_Pos)Ë SYS_REGLCTL_REGLCTL_Pos (0)Ì SYS_REGLCTL_REGLCTL_Msk (0xfful << SYS_REGLCTL_REGLCTL_Pos)õ CLK_RSTSTS_CHIPRF_Pos (0)ö CLK_RSTSTS_CHIPRF_Msk (0x1ul << CLK_RSTSTS_CHIPRF_Pos)÷ CLK_RSTSTS_PINRF_Pos (1)ø CLK_RSTSTS_PINRF_Msk (0x1ul << CLK_RSTSTS_PINRF_Pos)ù CLK_RSTSTS_WDTRF_Pos (2)ú CLK_RSTSTS_WDTRF_Msk (0x1ul << CLK_RSTSTS_WDTRF_Pos)û CLK_RSTSTS_LVRRF_Pos (3)ü CLK_RSTSTS_LVRRF_Msk (0x1ul << CLK_RSTSTS_LVRRF_Pos)ý CLK_RSTSTS_BODRF_Pos (4)þ CLK_RSTSTS_BODRF_Msk (0x1ul << CLK_RSTSTS_BODRF_Pos)ÿ CLK_RSTSTS_SYSRF_Pos (5)!CLK_RSTSTS_SYSRF_Msk (0x1ul << CLK_RSTSTS_SYSRF_Pos)!CLK_RSTSTS_PORRF_Pos (6)!CLK_RSTSTS_PORRF_Msk (0x1ul << CLK_RSTSTS_PORRF_Pos)!CLK_RSTSTS_CPURF_Pos (7)!CLK_RSTSTS_CPURF_Msk (0x1ul << CLK_RSTSTS_CPURF_Pos)!CLK_IPRST0_CHIPRST_Pos (0)!CLK_IPRST0_CHIPRST_Msk (0x1ul << CLK_IPRST0_CHIPRST_Pos)!CLK_IPRST0_CPURST_Pos (1)!CLK_IPRST0_CPURST_Msk (0x1ul << CLK_IPRST0_CPURST_Pos)!CLK_IPRST0_DMARST_Pos (2)!CLK_IPRST0_DMARST_Msk (0x1ul << CLK_IPRST0_DMARST_Pos)!CLK_IPRST0_RFRST_Pos (3)!CLK_IPRST0_RFRST_Msk (0x1ul << CLK_IPRST0_RFRST_Pos)!CLK_IPRST0_EFUSERST_Pos (4)!CLK_IPRST0_EFUSERST_Msk (0x1ul << CLK_IPRST0_EFUSERST_Pos)!CLK_IPRST0_USBRST_Pos (6)!CLK_IPRST0_USBRST_Msk (0x1ul << CLK_IPRST0_USBRST_Pos)!CLK_IPRST0_MDMSTDBYRST_Pos (7)!CLK_IPRST0_MDMSTDBYRST_Msk (0x1ul << CLK_IPRST0_MDMSTDBYRST_Pos)!CLK_IPRST0_MDMRST_Pos (8)!CLK_IPRST0_MDMRST_Msk (0x1ul << CLK_IPRST0_MDMRST_Pos)!CLK_IPRST0_CHIPSCOPEEN_Pos (9)!CLK_IPRST0_CHIPSCOPEEN_Msk (0x1ul << CLK_IPRST0_CHIPSCOPEEN_Pos)!CLK_IPRST0_FTORRST_Pos (10)!CLK_IPRST0_FTORRST_Msk (0x1ul << CLK_IPRST0_FTORRST_Pos)!CLK_IPRST1_I2C0RST_Pos (0)!CLK_IPRST1_I2C0RST_Msk (0x1ul << CLK_IPRST1_I2C0RST_Pos)!CLK_IPRST1_SPI0RST_Pos (2) !CLK_IPRST1_SPI0RST_Msk (0x1ul << CLK_IPRST1_SPI0RST_Pos)¡!CLK_IPRST1_SPI1RST_Pos (3)¢!CLK_IPRST1_SPI1RST_Msk (0x1ul << CLK_IPRST1_SPI1RST_Pos)£!CLK_IPRST1_UART0RST_Pos (6)¤!CLK_IPRST1_UART0RST_Msk (0x1ul << CLK_IPRST1_UART0RST_Pos)¥!CLK_IPRST1_UART1RST_Pos (7)¦!CLK_IPRST1_UART1RST_Msk (0x1ul << CLK_IPRST1_UART1RST_Pos)§!CLK_IPRST1_PWM0RST_Pos (8)¨!CLK_IPRST1_PWM0RST_Msk (0x1ul << CLK_IPRST1_PWM0RST_Pos)©!CLK_IPRST1_ADCRST_Pos (9)ª!CLK_IPRST1_ADCRST_Msk (0x1ul << CLK_IPRST1_ADCRST_Pos)«!CLK_IPRST1_WDTRST_Pos (10)¬!CLK_IPRST1_WDTRST_Msk (0x1ul << CLK_IPRST1_WDTRST_Pos)!CLK_IPRST1_WWDTRST_Pos (11)®!CLK_IPRST1_WWDTRST_Msk (0x1ul << CLK_IPRST1_WWDTRST_Pos)¯!CLK_IPRST1_TMR0RST_Pos (12)°!CLK_IPRST1_TMR0RST_Msk (0x1ul << CLK_IPRST1_TMR0RST_Pos)±!CLK_IPRST1_TMR1RST_Pos (13)²!CLK_IPRST1_TMR1RST_Msk (0x1ul << CLK_IPRST1_TMR1RST_Pos)³!CLK_IPRST1_TMR2RST_Pos (14)´!CLK_IPRST1_TMR2RST_Msk (0x1ul << CLK_IPRST1_TMR2RST_Pos)µ!CLK_IPRST1_GPIORST_Pos (15)¶!CLK_IPRST1_GPIORST_Msk (0x1ul << CLK_IPRST1_GPIORST_Pos)·!CLK_IPRST1_TRIMRST_Pos (16)¸!CLK_IPRST1_TRIMRST_Msk (0x1ul << CLK_IPRST1_TRIMRST_Pos)»!CLK_BODCTL_BODRSTEN_Pos_3v (3)¼!CLK_BODCTL_BODRSTEN_Msk_3v (0x1ul << CLK_BODCTL_BODRSTEN_Pos_3v)½!CLK_BODCTL_BODIF_Pos (4)¾!CLK_BODCTL_BODIF_Msk (0x1ul << CLK_BODCTL_BODIF_Pos)¿!CLK_BODCTL_BODOUT_Pos (6)À!CLK_BODCTL_BODOUT_Msk (0x1ul << CLK_BODCTL_BODOUT_Pos)Á!CLK_BODCTL_LVREN_Pos_3v (16)Â!CLK_BODCTL_LVREN_Msk_3v (0x1ul << CLK_BODCTL_LVREN_Pos_3v)Ã!CLK_BODCTL_BODEN_Pos_3v (17)Ä!CLK_BODCTL_BODEN_Msk_3v (0x1ul << CLK_BODCTL_BODEN_Pos_3v)Å!CLK_BODCTL_BODSEL_Pos_3v (18)Æ!CLK_BODCTL_BODSEL_Msk_3v (0x7ul << CLK_BODCTL_BODSEL_Pos_3v)Ç!CLK_BODCTL_LVR_TEST_Pos_3v (21)È!CLK_BODCTL_LVR_TEST_Msk_3v (0x1ul << CLK_BODCTL_LVR_TEST_Pos_3v)É!CLK_BODCTL_BOD_TEST_Pos_3v (22)Ê!CLK_BODCTL_BOD_TEST_Msk_3v (0x1ul << CLK_BODCTL_BOD_TEST_Pos_3v)Í!CLK_BLDBCTL_LVRDB_SEL_Pos_3v (8)Î!CLK_BLDBCTL_LVRDB_SEL_Msk_3v (0x3Ful << CLK_BLDBCTL_LVRDB_SEL_Pos_3v)Ï!CLK_BLDBCTL_BODDB_SEL_Pos_3v (0)Ð!CLK_BLDBCTL_BODDB_SEL_Msk_3v (0x3Ful << CLK_BLDBCTL_BODDB_SEL_Pos_3v)Ó!CLK_TOPCTL_RSICV_SYSCNT_EN_Pos (0)Ô!CLK_TOPCTL_RSICV_SYSCNT_EN_Msk (0x1ul << CLK_TOPCTL_RSICV_SYSCNT_EN_Pos)Õ!CLK_TOPCTL_SYS_CLK_SEL_Pos (8)Ö!CLK_TOPCTL_SYS_CLK_SEL_Msk (0x3ul << CLK_TOPCTL_SYS_CLK_SEL_Pos)×!CLK_TOPCTL_32K_CLK_SEL_Pos_3v (10)Ø!CLK_TOPCTL_32K_CLK_SEL_Msk_3v (0x1ul << CLK_TOPCTL_32K_CLK_SEL_Pos_3v)Ù!CLK_TOPCTL_AHB_DIV_Pos (12)Ú!CLK_TOPCTL_AHB_DIV_Msk (0xFul << CLK_TOPCTL_AHB_DIV_Pos)Û!CLK_TOPCTL_APB1_DIV_Pos (16)Ü!CLK_TOPCTL_APB1_DIV_Msk (0xFul << CLK_TOPCTL_APB1_DIV_Pos)Ý!CLK_TOPCTL_APB2_DIV_Pos (20)Þ!CLK_TOPCTL_APB2_DIV_Msk (0xFul << CLK_TOPCTL_APB2_DIV_Pos)á!CLK_RCLCTL_RC32K_EN_Pos_3v (0)â!CLK_RCLCTL_RC32K_EN_Msk_3v (0x1ul << CLK_RCLCTL_RC32K_EN_Pos_3v)ã!CLK_RCLCTL_RC32K_TST_EN_Pos (1)ä!CLK_RCLCTL_RC32K_TST_EN_Msk (0x1ul << CLK_RCLCTL_RC32K_TST_EN_Pos)å!CLK_RCLCTL_CLK_SEL_Pos_3v (2)æ!CLK_RCLCTL_CLK_SEL_Msk_3v (0x1ul << CLK_RCLCTL_CLK_SEL_Pos_3v)ç!CLK_RCLCTL_RC32K_COARSE_Pos_3v (4)è!CLK_RCLCTL_RC32K_COARSE_Msk_3v (0xFul << CLK_RCLCTL_RC32K_COARSE_Pos_3v)é!CLK_RCLCTL_RC32K_FINE_Pos_3v (8)ê!CLK_RCLCTL_RC32K_FINE_Msk_3v (0xFFul << CLK_RCLCTL_RC32K_FINE_Pos_3v)ë!CLK_RCLCTL_RC32K_DELAY_Pos_3v (16)ì!CLK_RCLCTL_RC32K_DELAY_Msk_3v (0x3ul << CLK_RCLCTL_RC32K_DELAY_Pos_3v)í!CLK_RCLCTL_STABLE_Pos (24)î!CLK_RCLCTL_STABLE_Msk (0x1ul << CLK_RCLCTL_STABLE_Pos)ñ!CLK_RCHCTL_RCH_EN_Pos (0)ò!CLK_RCHCTL_RCH_EN_Msk (0x1ul << CLK_RCHCTL_RCH_EN_Pos)ó!CLK_RCHCTL_RCH_TST_EN_Pos (1)ô!CLK_RCHCTL_RCH_TST_EN_Msk (0x1ul << CLK_RCHCTL_RCH_TST_EN_Pos)õ!CLK_RCHCTL_CLK_SEL_Pos (2)ö!CLK_RCHCTL_CLK_SEL_Msk (0x1ul << CLK_RCHCTL_CLK_SEL_Pos)÷!CLK_RCHCTL_BIAS_Pos (4)ø!CLK_RCHCTL_BIAS_Msk (0x3ul << CLK_RCHCTL_BIAS_Pos)ù!CLK_RCHCTL_RCH_FREQ_Pos (8)ú!CLK_RCHCTL_RCH_FREQ_Msk (0xFFul << CLK_RCHCTL_RCH_FREQ_Pos)û!CLK_RCHCTL_DELAY_Pos (16)ü!CLK_RCHCTL_DELAY_Msk (0x3ul << CLK_RCHCTL_DELAY_Pos)ý!CLK_RCHCTL_STABLE_Pos (24)þ!CLK_RCHCTL_STABLE_Msk (0x1ul << CLK_RCHCTL_STABLE_Pos)"CLK_XTLCTL_XTL_EN_Pos_3v (0)"CLK_XTLCTL_XTL_EN_Msk_3v (0x1ul << CLK_XTLCTL_XTL_EN_Pos_3v)"CLK_XTLCTL_XTL_TST_EN_Pos (1)"CLK_XTLCTL_XTL_TST_EN_Msk (0x1ul << CLK_XTLCTL_XTL_TST_EN_Pos)"CLK_XTLCTL_CORE_BIAS_Pos_3v (4)"CLK_XTLCTL_CORE_BIAS_Msk_3v (0x7ul << CLK_XTLCTL_CORE_BIAS_Pos_3v)"CLK_XTLCTL_XTL_TRIM_Pos_3v (7)"CLK_XTLCTL_XTL_TRIM_Msk_3v (0x3Ful << CLK_XTLCTL_XTL_TRIM_Pos_3v)"CLK_XTLCTL_XTL_CAP_EN_Pos_3v (13)"CLK_XTLCTL_XTL_CAP_EN_Msk_3v (0x1ul << CLK_XTLCTL_XTL_CAP_EN_Pos_3v)"CLK_XTLCTL_DELAY_Pos_3v (16)"CLK_XTLCTL_DELAY_Msk_3v (0x3ul << CLK_XTLCTL_DELAY_Pos_3v)"CLK_XTLCTL_STABLE_Pos (24)"CLK_XTLCTL_STABLE_Msk (0x1ul << CLK_XTLCTL_STABLE_Pos)"CLK_XTHCTL_XTH_EN_Pos (0)"CLK_XTHCTL_XTH_EN_Msk (0x1ul << CLK_XTHCTL_XTH_EN_Pos)"CLK_XTHCTL_XTH_TST_EN_Pos (1)"CLK_XTHCTL_XTH_TST_EN_Msk (0x1ul << CLK_XTHCTL_XTH_TST_EN_Pos)"CLK_XTHCTL_START_FAST_Pos (2)"CLK_XTHCTL_START_FAST_Msk (0x1ul << CLK_XTHCTL_START_FAST_Pos)"CLK_XTHCTL_DEGLITCH_EN_Pos (3)"CLK_XTHCTL_DEGLITCH_EN_Msk (0x1ul << CLK_XTHCTL_DEGLITCH_EN_Pos)"CLK_XTHCTL_XO_CAP_SEL_Pos (4)"CLK_XTHCTL_XO_CAP_SEL_Msk (0x3ful << CLK_XTHCTL_XO_CAP_SEL_Pos)"CLK_XTHCTL_DELAY_Pos (16)"CLK_XTHCTL_DELAY_Msk (0x1ul << CLK_XTHCTL_DELAY_Pos)"CLK_XTHCTL_STABLE_Pos (24)"CLK_XTHCTL_STABLE_Msk (0x1ul << CLK_XTHCTL_STABLE_Pos)¡"CLK_DPLLCTL_DPLL_EN_Pos (0)¢"CLK_DPLLCTL_DPLL_EN_Msk (0x1ul << CLK_DPLLCTL_DPLL_EN_Pos)£"CLK_DPLLCTL_DPLL_TST_EN_Pos (1)¤"CLK_DPLLCTL_DPLL_TST_EN_Msk (0x1ul << CLK_DPLLCTL_DPLL_TST_EN_Pos)¥"CLK_DPLLCTL_FREQ_OUT_Pos (2)¦"CLK_DPLLCTL_FREQ_OUT_Msk (0x1ul << CLK_DPLLCTL_FREQ_OUT_Pos)§"CLK_DPLLCTL_RCLK_SEL_Pos (3)¨"CLK_DPLLCTL_RCLK_SEL_Msk (0x1ul << CLK_DPLLCTL_RCLK_SEL_Pos)©"CLK_DPLLCTL_ICP_BIAS_Pos (4)ª"CLK_DPLLCTL_ICP_BIAS_Msk (0x3ul << CLK_DPLLCTL_ICP_BIAS_Pos)«"CLK_DPLLCTL_ICP_CTRL_Pos (6)¬"CLK_DPLLCTL_ICP_CTRL_Msk (0x3ul << CLK_DPLLCTL_ICP_CTRL_Pos)"CLK_DPLLCTL_KVCO_CTRL_Pos (8)®"CLK_DPLLCTL_KVCO_CTRL_Msk (0x7ul << CLK_DPLLCTL_KVCO_CTRL_Pos)¯"CLK_DPLLCTL_VCO_FREQ_TRIM_Pos (11)°"CLK_DPLLCTL_VCO_FREQ_TRIM_Msk (0x3ul << CLK_DPLLCTL_VCO_FREQ_TRIM_Pos)±"CLK_DPLLCTL_DIV_SEL_Pos (13)²"CLK_DPLLCTL_DIV_SEL_Msk (0x1ul << CLK_DPLLCTL_DIV_SEL_Pos)³"CLK_DPLLCTL_DELAY_Pos (16)´"CLK_DPLLCTL_DELAY_Msk (0x3ul << CLK_DPLLCTL_STARTUP_Pos)µ"CLK_DPLLCTL_STABLE_Pos (24)¶"CLK_DPLLCTL_STABLE_Msk (0x1ul << CLK_DPLLCTL_STABLE_Pos)¹"CLK_AHBCLK_DMAEN_Pos (0)º"CLK_AHBCLK_DMAEN_Msk (0x1ul << CLK_AHBCLK_DMAEN_Pos)»"CLK_AHBCLK_GPIOEN_Pos (1)¼"CLK_AHBCLK_GPIOEN_Msk (0x1ul << CLK_AHBCLK_GPIOEN_Pos)½"CLK_AHBCLK_SYSTICK_EN_Pos (2)¾"CLK_AHBCLK_SYSTICK_EN_Msk (0x1ul << CLK_AHBCLK_SYSTICK_EN_Pos)¿"CLK_AHBCLK_APB1EN_Pos (3)À"CLK_AHBCLK_APB1EN_Msk (0x1ul << CLK_AHBCLK_APB1EN_Pos)Á"CLK_AHBCLK_APB2EN_Pos (4)Â"CLK_AHBCLK_APB2EN_Msk (0x1ul << CLK_AHBCLK_APB2EN_Pos)Ã"CLK_AHBCLK_AHBEN_Pos (5)Ä"CLK_AHBCLK_AHBEN_Msk (0x1ul << CLK_AHBCLK_AHBEN_Pos)Å"CLK_AHBCLK_BLE32M_EN_Pos (6)Æ"CLK_AHBCLK_BLE32M_EN_Msk (0x1ul << CLK_AHBCLK_BLE32M_EN_Pos)Ç"CLK_AHBCLK_BLE32K_EN_Pos (7)È"CLK_AHBCLK_BLE32K_EN_Msk (0x1ul << CLK_AHBCLK_BLE32K_EN_Pos)É"CLK_AHBCLK_BLE32M_SEL_Pos (8)Ê"CLK_AHBCLK_BLE32M_SEL_Msk (0x3ul << CLK_AHBCLK_BLE32M_SEL_Pos)Ë"CLK_AHBCLK_ROM_CLK_EN_Pos (10)Ì"CLK_AHBCLK_ROM_CLK_EN_Msk (0x1ul << CLK_AHBCLK_ROM_CLK_EN_Pos)Í"CLK_AHBCLK_EFUSE_CLK_EN_Pos (11)Î"CLK_AHBCLK_EFUSE_CLK_EN_Msk (0x1ul << CLK_AHBCLK_EFUSE_CLK_EN_Pos)Ï"CLK_AHBCLK_USB_AHB_CLK_EN_Pos (13)Ð"CLK_AHBCLK_USB_AHB_CLK_EN_Msk (0x1ul << CLK_AHBCLK_USB_AHB_CLK_EN_Pos)Ñ"CLK_AHBCLK_USB_48M_CLK_EN_Pos (14)Ò"CLK_AHBCLK_USB_48M_CLK_EN_Msk (0x1ul << CLK_AHBCLK_USB_48M_CLK_EN_Pos)Ó"CLK_AHBCLK_SPI_FLASH_DIV_Pos (16)Ô"CLK_AHBCLK_SPI_FLASH_DIV_Msk (0xFul << CLK_AHBCLK_SPI_FLASH_DIV_Pos)Õ"CLK_AHBCLK_SPI_FLASH_CLK_SEL_Pos (20)Ö"CLK_AHBCLK_SPI_FLASH_CLK_SEL_Msk (0x1ul << CLK_AHBCLK_SPI_FLASH_CLK_SEL_Pos)×"CLK_AHBCLK_DPLL_CLK_TST_EN_Pos (21)Ø"CLK_AHBCLK_DPLL_CLK_TST_EN_Msk (0x1ul << CLK_AHBCLK_DPLL_CLK_TST_EN_Pos)Ù"CLK_AHBCLK_SPI_CLK_SEL_FPGA_Pos (24)Ú"CLK_AHBCLK_SPI_CLK_SEL_FPGA_Msk (0x1ul << CLK_AHBCLK_SPI_CLK_SEL_FPGA_Pos)Ý"CLK_APB1CLK_WDTSRC_SEL_Pos (16)Þ"CLK_APB1CLK_WDTSRC_SEL_Msk (0x1ul << CLK_APB1CLK_WDTSRC_SEL_Pos)ß"CLK_APB1CLK_WWDTSRC_SEL_Pos (17)à"CLK_APB1CLK_WWDTSRC_SEL_Msk (0x1ul << CLK_APB1CLK_WWDTSRC_SEL_Pos)á"CLK_APB1CLK_TMR0SRC_SEL_Pos (18)â"CLK_APB1CLK_TMR0SRC_SEL_Msk (0x3ul << CLK_APB1CLK_TMR0SRC_SEL_Pos)ã"CLK_APB1CLK_PWM01_CLK_SEL_Pos (20)ä"CLK_APB1CLK_PWM01_CLK_SEL_Msk (0x1ul << CLK_APB1CLK_PWM01_CLK_SEL_Pos)å"CLK_APB1CLK_PWM23_CLK_SEL_Pos (21)æ"CLK_APB1CLK_PWM23_CLK_SEL_Msk (0x1ul << CLK_APB1CLK_PWM23_CLK_SEL_Pos)ç"CLK_APB1CLK_PWM45_CLK_SEL_Pos (22)è"CLK_APB1CLK_PWM45_CLK_SEL_Msk (0x1ul << CLK_APB1CLK_PWM45_CLK_SEL_Pos)é"CLK_APB1CLK_PWM67_CLK_SEL_Pos (23)ê"CLK_APB1CLK_PWM67_CLK_SEL_Msk (0x1ul << CLK_APB1CLK_PWM67_CLK_SEL_Pos)ë"CLK_APB1CLK_ADC_CLK_SEL_Pos (24)ì"CLK_APB1CLK_ADC_CLK_SEL_Msk (0x1ul << CLK_APB1CLK_ADC_CLK_SEL_Pos)ï"CLK_APB2CLK_TMR1SRC_SEL_Pos (8)ð"CLK_APB2CLK_TMR1SRC_SEL_Msk (0x3ul << CLK_APB2CLK_TMR1SRC_SEL_Pos)ñ"CLK_APB2CLK_TMR2SRC_SEL_Pos (10)ò"CLK_APB2CLK_TMR2SRC_SEL_Msk (0x3ul << CLK_APB2CLK_TMR2SRC_SEL_Pos)ö"CLK_MEASCLK_TRIM_CLK_EN_Pos (1)÷"CLK_MEASCLK_TRIM_CLK_EN_Msk (0x1ul << CLK_MEASCLK_TRIM_CLK_EN_Pos)ø"CLK_MEASCLK_TRIM_CLK_SEL_Pos (2)ù"CLK_MEASCLK_TRIM_CLK_SEL_Msk (0x1ul << CLK_MEASCLK_TRIM_CLK_SEL_Pos)ú"CLK_MEASCLK_TRIM_CLK_DIV_Pos (4)û"CLK_MEASCLK_TRIM_CLK_DIV_Msk (0x1fful << CLK_MEASCLK_TRIM_CLK_DIV_Pos)ü"CLK_MEASCLK_XTL_QUICK_EN_Pos (14)ý"CLK_MEASCLK_XTL_QUICK_EN_Msk (0x1ul << CLK_MEASCLK_XTL_QUICK_EN_Pos)þ"CLK_MEASCLK_XTH_DIV_Pos (15)ÿ"CLK_MEASCLK_XTH_DIV_Msk (0x1fful << CLK_MEASCLK_XTH_DIV_Pos)ó#WDT_CTL_RSTCNT_Pos (0)ô#WDT_CTL_RSTCNT_Msk (0x1ul << WDT_CTL_RSTCNT_Pos)ö#WDT_CTL_RSTEN_Pos (1)÷#WDT_CTL_RSTEN_Msk (0x1ul << WDT_CTL_RSTEN_Pos)ù#WDT_CTL_RSTF_Pos (2)ú#WDT_CTL_RSTF_Msk (0x1ul << WDT_CTL_RSTF_Pos)ü#WDT_CTL_IF_Pos (3)ý#WDT_CTL_IF_Msk (0x1ul << WDT_CTL_IF_Pos)ÿ#WDT_CTL_WKEN_Pos (4)$WDT_CTL_WKEN_Msk (0x1ul << WDT_CTL_WKEN_Pos)$WDT_CTL_WKF_Pos (5)$WDT_CTL_WKF_Msk (0x1ul << WDT_CTL_WKF_Pos)$WDT_CTL_INTEN_Pos (6)$WDT_CTL_INTEN_Msk (0x1ul << WDT_CTL_INTEN_Pos)$WDT_CTL_WDTEN_Pos (7)$WDT_CTL_WDTEN_Msk (0x1ul << WDT_CTL_WDTEN_Pos)$WDT_CTL_TOUTSEL_Pos (8)$WDT_CTL_TOUTSEL_Msk (0xful << WDT_CTL_TOUTSEL_Pos)$WDT_CTL_RST_REGION_SEL_Pos (12)$WDT_CTL_RST_REGION_SEL_Msk (0x1ul << WDT_CTL_RST_REGION_SEL_Pos)$WDT_CTL_TOF_Pos (16)$WDT_CTL_TOF_Msk (0x1ul << WDT_CTL_TOF_Pos)$WDT_CTL_ICEDEBUG_Pos (31)$WDT_CTL_ICEDEBUG_Msk (0x1ul << WDT_CTL_ICEDEBUG_Pos)$WDT_ALTCTL_RSTDSEL_Pos (0)$WDT_ALTCTL_RSTDSEL_Msk (0x3ul << WDT_ALTCTL_RSTDSEL_Pos)%WWDT_RLDCNT_RLDCNT_Pos (0)%WWDT_RLDCNT_RLDCNT_Msk (0xfffffffful << WWDT_RLDCNT_RLDCNT_Pos)%WWDT_CTL_WWDTEN_Pos (0)%WWDT_CTL_WWDTEN_Msk (0x1ul << WWDT_CTL_WWDTEN_Pos)%WWDT_CTL_INTEN_Pos (1)%WWDT_CTL_INTEN_Msk (0x1ul << WWDT_CTL_INTEN_Pos)%WWDT_CTL_PSCSEL_Pos (8)%WWDT_CTL_PSCSEL_Msk (0xful << WWDT_CTL_PSCSEL_Pos)¡%WWDT_CTL_CMPDAT_Pos (16)¢%WWDT_CTL_CMPDAT_Msk (0x3ful << WWDT_CTL_CMPDAT_Pos)¤%WWDT_CTL_ICEDEBUG_Pos (31)¥%WWDT_CTL_ICEDEBUG_Msk (0x1ul << WWDT_CTL_ICEDEBUG_Pos)§%WWDT_STATUS_WWDTIF_Pos (0)¨%WWDT_STATUS_WWDTIF_Msk (0x1ul << WWDT_STATUS_WWDTIF_Pos)ª%WWDT_STATUS_WWDTRF_Pos (1)«%WWDT_STATUS_WWDTRF_Msk (0x1ul << WWDT_STATUS_WWDTRF_Pos)%WWDT_STATUS_WWDTF_Pos (2)®%WWDT_STATUS_WWDTF_Msk (0x1ul << WWDT_STATUS_WWDTF_Pos)°%WWDT_CNT_CNTDAT_Pos (0)±%WWDT_CNT_CNTDAT_Msk (0x3ful << WWDT_CNT_CNTDAT_Pos)¹.PWM_CLKPSC_CLKPSC01_Pos (0)º.PWM_CLKPSC_CLKPSC01_Msk (0xfful << PWM_CLKPSC_CLKPSC01_Pos)¼.PWM_CLKPSC_CLKPSC23_Pos (8)½.PWM_CLKPSC_CLKPSC23_Msk (0xfful << PWM_CLKPSC_CLKPSC23_Pos)¿.PWM_CLKPSC_CLKPSC45_Pos (16)À.PWM_CLKPSC_CLKPSC45_Msk (0xfful << PWM_CLKPSC_CLKPSC45_Pos)Â.PWM_CLKPSC_CLKPSC67_Pos (24)Ã.PWM_CLKPSC_CLKPSC67_Msk (0xfful << PWM_CLKPSC_CLKPSC67_Pos)Å.PWM_CLKDIV_CLKDIV0_Pos (0)Æ.PWM_CLKDIV_CLKDIV0_Msk (0x7ul << PWM_CLKDIV_CLKDIV0_Pos)È.PWM_CLKDIV_CLKDIV1_Pos (4)É.PWM_CLKDIV_CLKDIV1_Msk (0x7ul << PWM_CLKDIV_CLKDIV1_Pos)Ë.PWM_CLKDIV_CLKDIV2_Pos (8)Ì.PWM_CLKDIV_CLKDIV2_Msk (0x7ul << PWM_CLKDIV_CLKDIV2_Pos)Î.PWM_CLKDIV_CLKDIV3_Pos (12)Ï.PWM_CLKDIV_CLKDIV3_Msk (0x7ul << PWM_CLKDIV_CLKDIV3_Pos)Ñ.PWM_CLKDIV_CLKDIV4_Pos (16)Ò.PWM_CLKDIV_CLKDIV4_Msk (0x7ul << PWM_CLKDIV_CLKDIV4_Pos)Ô.PWM_CLKDIV_CLKDIV5_Pos (20)Õ.PWM_CLKDIV_CLKDIV5_Msk (0x7ul << PWM_CLKDIV_CLKDIV5_Pos)Ø.PWM_CLKDIV_CLKDIV6_Pos (24)Ù.PWM_CLKDIV_CLKDIV6_Msk (0x7ul << PWM_CLKDIV_CLKDIV6_Pos)Û.PWM_CLKDIV_CLKDIV7_Pos (28)Ü.PWM_CLKDIV_CLKDIV7_Msk (0x7ul << PWM_CLKDIV_CLKDIV7_Pos)Þ.PWM_CTL_CNTEN0_Pos (0)ß.PWM_CTL_CNTEN0_Msk (0x1ul << PWM_CTL_CNTEN0_Pos)á.PWM_CTL_PINV0_Pos (2)â.PWM_CTL_PINV0_Msk (0x1ul << PWM_CTL_PINV0_Pos)ä.PWM_CTL_CNTMODE0_Pos (3)å.PWM_CTL_CNTMODE0_Msk (0x1ul << PWM_CTL_CNTMODE0_Pos)ç.PWM_CTL_CNTEN1_Pos (4)è.PWM_CTL_CNTEN1_Msk (0x1ul << PWM_CTL_CNTEN1_Pos)ê.PWM_CTL_HCUPDT_Pos (5)ë.PWM_CTL_HCUPDT_Msk (0x1ul << PWM_CTL_HCUPDT_Pos)í.PWM_CTL_PINV1_Pos (6)î.PWM_CTL_PINV1_Msk (0x1ul << PWM_CTL_PINV1_Pos)ð.PWM_CTL_CNTMODE1_Pos (7)ñ.PWM_CTL_CNTMODE1_Msk (0x1ul << PWM_CTL_CNTMODE1_Pos)ó.PWM_CTL_CNTEN2_Pos (8)ô.PWM_CTL_CNTEN2_Msk (0x1ul << PWM_CTL_CNTEN2_Pos)ö.PWM_CTL_PINV2_Pos (10)÷.PWM_CTL_PINV2_Msk (0x1ul << PWM_CTL_PINV2_Pos)ù.PWM_CTL_CNTMODE2_Pos (11)ú.PWM_CTL_CNTMODE2_Msk (0x1ul << PWM_CTL_CNTMODE2_Pos)ü.PWM_CTL_CNTEN3_Pos (12)ý.PWM_CTL_CNTEN3_Msk (0x1ul << PWM_CTL_CNTEN3_Pos)ÿ.PWM_CTL_PINV3_Pos (14)/PWM_CTL_PINV3_Msk (0x1ul << PWM_CTL_PINV3_Pos)/PWM_CTL_CNTMODE3_Pos (15)/PWM_CTL_CNTMODE3_Msk (0x1ul << PWM_CTL_CNTMODE3_Pos)/PWM_CTL_CNTEN4_Pos (16)/PWM_CTL_CNTEN4_Msk (0x1ul << PWM_CTL_CNTEN4_Pos)/PWM_CTL_PINV4_Pos (18)/PWM_CTL_PINV4_Msk (0x1ul << PWM_CTL_PINV4_Pos)/PWM_CTL_CNTMODE4_Pos (19)/PWM_CTL_CNTMODE4_Msk (0x1ul << PWM_CTL_CNTMODE4_Pos)/PWM_CTL_CNTEN5_Pos (20)/PWM_CTL_CNTEN5_Msk (0x1ul << PWM_CTL_CNTEN5_Pos)/PWM_CTL_ASYMEN_Pos (21)/PWM_CTL_ASYMEN_Msk (0x1ul << PWM_CTL_ASYMEN_Pos)/PWM_CTL_PINV5_Pos (22)/PWM_CTL_PINV5_Msk (0x1ul << PWM_CTL_PINV5_Pos)/PWM_CTL_CNTMODE5_Pos (23)/PWM_CTL_CNTMODE5_Msk (0x1ul << PWM_CTL_CNTMODE5_Pos)/PWM_CTL_CNTEN6_Pos (24)/PWM_CTL_CNTEN6_Msk (0x1ul << PWM_CTL_CNTEN6_Pos)/PWM_CTL_PINV6_Pos (26)/PWM_CTL_PINV6_Msk (0x1ul << PWM_CTL_PINV6_Pos) /PWM_CTL_CNTMODE6_Pos (27)¡/PWM_CTL_CNTMODE6_Msk (0x1ul << PWM_CTL_CNTMODE6_Pos)£/PWM_CTL_CNTEN7_Pos (28)¤/PWM_CTL_CNTEN7_Msk (0x1ul << PWM_CTL_CNTEN7_Pos)¦/PWM_CTL_PINV7_Pos (30)§/PWM_CTL_PINV7_Msk (0x1ul << PWM_CTL_PINV7_Pos)©/PWM_CTL_CNTMODE7_Pos (31)ª/PWM_CTL_CNTMODE7_Msk (0x1ul << PWM_CTL_CNTMODE7_Pos)¬/PWM_PERIOD0_PERIOD0_Pos (0)/PWM_PERIOD0_PERIOD0_Msk (0xfffful << PWM_PERIOD0_PERIOD0_Pos)¯/PWM_PERIOD0_PERIOD1_Pos (0)°/PWM_PERIOD0_PERIOD1_Msk (0xfffful << PWM_PERIOD0_PERIOD1_Pos)²/PWM_PERIOD0_PERIOD2_Pos (0)³/PWM_PERIOD0_PERIOD2_Msk (0xfffful << PWM_PERIOD0_PERIOD2_Pos)µ/PWM_PERIOD0_PERIOD3_Pos (0)¶/PWM_PERIOD0_PERIOD3_Msk (0xfffful << PWM_PERIOD0_PERIOD3_Pos)¸/PWM_PERIOD0_PERIOD4_Pos (0)¹/PWM_PERIOD0_PERIOD4_Msk (0xfffful << PWM_PERIOD0_PERIOD4_Pos)»/PWM_PERIOD0_PERIOD5_Pos (0)¼/PWM_PERIOD0_PERIOD5_Msk (0xfffful << PWM_PERIOD0_PERIOD5_Pos)¾/PWM_PERIOD0_PERIOD6_Pos (0)¿/PWM_PERIOD0_PERIOD6_Msk (0xfffful << PWM_PERIOD0_PERIOD6_Pos)Á/PWM_PERIOD0_PERIOD7_Pos (0)Â/PWM_PERIOD0_PERIOD7_Msk (0xfffful << PWM_PERIOD0_PERIOD7_Pos)Ä/PWM_PERIOD1_PERIOD0_Pos (0)Å/PWM_PERIOD1_PERIOD0_Msk (0xfffful << PWM_PERIOD1_PERIOD0_Pos)Ç/PWM_PERIOD1_PERIOD1_Pos (0)È/PWM_PERIOD1_PERIOD1_Msk (0xfffful << PWM_PERIOD1_PERIOD1_Pos)Ê/PWM_PERIOD1_PERIOD2_Pos (0)Ë/PWM_PERIOD1_PERIOD2_Msk (0xfffful << PWM_PERIOD1_PERIOD2_Pos)Í/PWM_PERIOD1_PERIOD3_Pos (0)Î/PWM_PERIOD1_PERIOD3_Msk (0xfffful << PWM_PERIOD1_PERIOD3_Pos)Ð/PWM_PERIOD1_PERIOD4_Pos (0)Ñ/PWM_PERIOD1_PERIOD4_Msk (0xfffful << PWM_PERIOD1_PERIOD4_Pos)Ó/PWM_PERIOD1_PERIOD5_Pos (0)Ô/PWM_PERIOD1_PERIOD5_Msk (0xfffful << PWM_PERIOD1_PERIOD5_Pos)Ö/PWM_PERIOD1_PERIOD6_Pos (0)×/PWM_PERIOD1_PERIOD6_Msk (0xfffful << PWM_PERIOD1_PERIOD6_Pos)Ù/PWM_PERIOD1_PERIOD7_Pos (0)Ú/PWM_PERIOD1_PERIOD7_Msk (0xfffful << PWM_PERIOD1_PERIOD7_Pos)Ü/PWM_PERIOD2_PERIOD0_Pos (0)Ý/PWM_PERIOD2_PERIOD0_Msk (0xfffful << PWM_PERIOD2_PERIOD0_Pos)ß/PWM_PERIOD2_PERIOD1_Pos (0)à/PWM_PERIOD2_PERIOD1_Msk (0xfffful << PWM_PERIOD2_PERIOD1_Pos)â/PWM_PERIOD2_PERIOD2_Pos (0)ã/PWM_PERIOD2_PERIOD2_Msk (0xfffful << PWM_PERIOD2_PERIOD2_Pos)å/PWM_PERIOD2_PERIOD3_Pos (0)æ/PWM_PERIOD2_PERIOD3_Msk (0xfffful << PWM_PERIOD2_PERIOD3_Pos)è/PWM_PERIOD2_PERIOD4_Pos (0)é/PWM_PERIOD2_PERIOD4_Msk (0xfffful << PWM_PERIOD2_PERIOD4_Pos)ë/PWM_PERIOD2_PERIOD5_Pos (0)ì/PWM_PERIOD2_PERIOD5_Msk (0xfffful << PWM_PERIOD2_PERIOD5_Pos)î/PWM_PERIOD2_PERIOD6_Pos (0)ï/PWM_PERIOD2_PERIOD6_Msk (0xfffful << PWM_PERIOD2_PERIOD6_Pos)ñ/PWM_PERIOD2_PERIOD7_Pos (0)ò/PWM_PERIOD2_PERIOD7_Msk (0xfffful << PWM_PERIOD2_PERIOD7_Pos)ô/PWM_PERIOD3_PERIOD0_Pos (0)õ/PWM_PERIOD3_PERIOD0_Msk (0xfffful << PWM_PERIOD3_PERIOD0_Pos)÷/PWM_PERIOD3_PERIOD1_Pos (0)ø/PWM_PERIOD3_PERIOD1_Msk (0xfffful << PWM_PERIOD3_PERIOD1_Pos)ú/PWM_PERIOD3_PERIOD2_Pos (0)û/PWM_PERIOD3_PERIOD2_Msk (0xfffful << PWM_PERIOD3_PERIOD2_Pos)ý/PWM_PERIOD3_PERIOD3_Pos (0)þ/PWM_PERIOD3_PERIOD3_Msk (0xfffful << PWM_PERIOD3_PERIOD3_Pos)0PWM_PERIOD3_PERIOD4_Pos (0)0PWM_PERIOD3_PERIOD4_Msk (0xfffful << PWM_PERIOD3_PERIOD4_Pos)0PWM_PERIOD3_PERIOD5_Pos (0)0PWM_PERIOD3_PERIOD5_Msk (0xfffful << PWM_PERIOD3_PERIOD5_Pos)0PWM_PERIOD3_PERIOD6_Pos (0)0PWM_PERIOD3_PERIOD6_Msk (0xfffful << PWM_PERIOD3_PERIOD6_Pos)0PWM_PERIOD3_PERIOD7_Pos (0)0PWM_PERIOD3_PERIOD7_Msk (0xfffful << PWM_PERIOD3_PERIOD7_Pos)0PWM_PERIOD4_PERIOD0_Pos (0)0PWM_PERIOD4_PERIOD0_Msk (0xfffful << PWM_PERIOD4_PERIOD0_Pos)0PWM_PERIOD4_PERIOD1_Pos (0)0PWM_PERIOD4_PERIOD1_Msk (0xfffful << PWM_PERIOD4_PERIOD1_Pos)0PWM_PERIOD4_PERIOD2_Pos (0)0PWM_PERIOD4_PERIOD2_Msk (0xfffful << PWM_PERIOD4_PERIOD2_Pos)0PWM_PERIOD4_PERIOD3_Pos (0)0PWM_PERIOD4_PERIOD3_Msk (0xfffful << PWM_PERIOD4_PERIOD3_Pos)0PWM_PERIOD4_PERIOD4_Pos (0)0PWM_PERIOD4_PERIOD4_Msk (0xfffful << PWM_PERIOD4_PERIOD4_Pos)0PWM_PERIOD4_PERIOD5_Pos (0)0PWM_PERIOD4_PERIOD5_Msk (0xfffful << PWM_PERIOD4_PERIOD5_Pos)0PWM_PERIOD4_PERIOD6_Pos (0)0PWM_PERIOD4_PERIOD6_Msk (0xfffful << PWM_PERIOD4_PERIOD6_Pos)¡0PWM_PERIOD4_PERIOD7_Pos (0)¢0PWM_PERIOD4_PERIOD7_Msk (0xfffful << PWM_PERIOD4_PERIOD7_Pos)¤0PWM_PERIOD5_PERIOD0_Pos (0)¥0PWM_PERIOD5_PERIOD0_Msk (0xfffful << PWM_PERIOD5_PERIOD0_Pos)§0PWM_PERIOD5_PERIOD1_Pos (0)¨0PWM_PERIOD5_PERIOD1_Msk (0xfffful << PWM_PERIOD5_PERIOD1_Pos)ª0PWM_PERIOD5_PERIOD2_Pos (0)«0PWM_PERIOD5_PERIOD2_Msk (0xfffful << PWM_PERIOD5_PERIOD2_Pos)0PWM_PERIOD5_PERIOD3_Pos (0)®0PWM_PERIOD5_PERIOD3_Msk (0xfffful << PWM_PERIOD5_PERIOD3_Pos)°0PWM_PERIOD5_PERIOD4_Pos (0)±0PWM_PERIOD5_PERIOD4_Msk (0xfffful << PWM_PERIOD5_PERIOD4_Pos)³0PWM_PERIOD5_PERIOD5_Pos (0)´0PWM_PERIOD5_PERIOD5_Msk (0xfffful << PWM_PERIOD5_PERIOD5_Pos)¶0PWM_PERIOD5_PERIOD6_Pos (0)·0PWM_PERIOD5_PERIOD6_Msk (0xfffful << PWM_PERIOD6_PERIOD6_Pos)¹0PWM_PERIOD5_PERIOD7_Pos (0)º0PWM_PERIOD5_PERIOD7_Msk (0xfffful << PWM_PERIOD6_PERIOD7_Pos)¼0PWM_PERIOD6_PERIOD0_Pos (0)½0PWM_PERIOD6_PERIOD0_Msk (0xfffful << PWM_PERIOD6_PERIOD0_Pos)¿0PWM_PERIOD6_PERIOD1_Pos (0)À0PWM_PERIOD6_PERIOD1_Msk (0xfffful << PWM_PERIOD6_PERIOD1_Pos)Â0PWM_PERIOD6_PERIOD2_Pos (0)Ã0PWM_PERIOD6_PERIOD2_Msk (0xfffful << PWM_PERIOD6_PERIOD2_Pos)Å0PWM_PERIOD6_PERIOD3_Pos (0)Æ0PWM_PERIOD6_PERIOD3_Msk (0xfffful << PWM_PERIOD6_PERIOD3_Pos)È0PWM_PERIOD6_PERIOD4_Pos (0)É0PWM_PERIOD6_PERIOD4_Msk (0xfffful << PWM_PERIOD6_PERIOD4_Pos)Ë0PWM_PERIOD6_PERIOD5_Pos (0)Ì0PWM_PERIOD6_PERIOD5_Msk (0xfffful << PWM_PERIOD6_PERIOD5_Pos)Î0PWM_PERIOD6_PERIOD6_Pos (0)Ï0PWM_PERIOD6_PERIOD6_Msk (0xfffful << PWM_PERIOD6_PERIOD6_Pos)Ñ0PWM_PERIOD6_PERIOD7_Pos (0)Ò0PWM_PERIOD6_PERIOD7_Msk (0xfffful << PWM_PERIOD6_PERIOD7_Pos)Ô0PWM_PERIOD7_PERIOD0_Pos (0)Õ0PWM_PERIOD7_PERIOD0_Msk (0xfffful << PWM_PERIOD7_PERIOD0_Pos)×0PWM_PERIOD7_PERIOD1_Pos (0)Ø0PWM_PERIOD7_PERIOD1_Msk (0xfffful << PWM_PERIOD7_PERIOD1_Pos)Ú0PWM_PERIOD7_PERIOD2_Pos (0)Û0PWM_PERIOD7_PERIOD2_Msk (0xfffful << PWM_PERIOD7_PERIOD2_Pos)Ý0PWM_PERIOD7_PERIOD3_Pos (0)Þ0PWM_PERIOD7_PERIOD3_Msk (0xfffful << PWM_PERIOD7_PERIOD3_Pos)à0PWM_PERIOD7_PERIOD4_Pos (0)á0PWM_PERIOD7_PERIOD4_Msk (0xfffful << PWM_PERIOD7_PERIOD4_Pos)ã0PWM_PERIOD7_PERIOD5_Pos (0)ä0PWM_PERIOD7_PERIOD5_Msk (0xfffful << PWM_PERIOD7_PERIOD5_Pos)æ0PWM_PERIOD7_PERIOD6_Pos (0)ç0PWM_PERIOD7_PERIOD6_Msk (0xfffful << PWM_PERIOD7_PERIOD6_Pos)é0PWM_PERIOD7_PERIOD7_Pos (0)ê0PWM_PERIOD7_PERIOD7_Msk (0xfffful << PWM_PERIOD7_PERIOD7_Pos)ì0PWM_CMPDAT0_CMP0_Pos (0)í0PWM_CMPDAT0_CMP0_Msk (0xfffful << PWM_CMPDAT0_CMP0_Pos)ï0PWM_CMPDAT0_CMP1_Pos (0)ð0PWM_CMPDAT0_CMP1_Msk (0xfffful << PWM_CMPDAT0_CMP1_Pos)ò0PWM_CMPDAT0_CMP2_Pos (0)ó0PWM_CMPDAT0_CMP2_Msk (0xfffful << PWM_CMPDAT0_CMP2_Pos)õ0PWM_CMPDAT0_CMP3_Pos (0)ö0PWM_CMPDAT0_CMP3_Msk (0xfffful << PWM_CMPDAT0_CMP3_Pos)ø0PWM_CMPDAT0_CMP4_Pos (0)ù0PWM_CMPDAT0_CMP4_Msk (0xfffful << PWM_CMPDAT0_CMP4_Pos)û0PWM_CMPDAT0_CMP5_Pos (0)ü0PWM_CMPDAT0_CMP5_Msk (0xfffful << PWM_CMPDAT0_CMP5_Pos)þ0PWM_CMPDAT0_CMP6_Pos (0)ÿ0PWM_CMPDAT0_CMP6_Msk (0xfffful << PWM_CMPDAT0_CMP6_Pos)1PWM_CMPDAT0_CMP7_Pos (0)1PWM_CMPDAT0_CMP7_Msk (0xfffful << PWM_CMPDAT0_CMP7_Pos)1PWM_CMPDAT0_CMPD0_Pos (16)1PWM_CMPDAT0_CMPD0_Msk (0xfffful << PWM_CMPDAT0_CMPD0_Pos)1PWM_CMPDAT0_CMPD1_Pos (16)1PWM_CMPDAT0_CMPD1_Msk (0xfffful << PWM_CMPDAT0_CMPD1_Pos)1PWM_CMPDAT0_CMPD2_Pos (16)1PWM_CMPDAT0_CMPD2_Msk (0xfffful << PWM_CMPDAT0_CMPD2_Pos)1PWM_CMPDAT0_CMPD3_Pos (16)1PWM_CMPDAT0_CMPD3_Msk (0xfffful << PWM_CMPDAT0_CMPD3_Pos)1PWM_CMPDAT0_CMPD4_Pos (16)1PWM_CMPDAT0_CMPD4_Msk (0xfffful << PWM_CMPDAT0_CMPD4_Pos)1PWM_CMPDAT0_CMPD5_Pos (16)1PWM_CMPDAT0_CMPD5_Msk (0xfffful << PWM_CMPDAT0_CMPD5_Pos)1PWM_CMPDAT0_CMPD6_Pos (16)1PWM_CMPDAT0_CMPD6_Msk (0xfffful << PWM_CMPDAT0_CMPD6_Pos)1PWM_CMPDAT0_CMPD7_Pos (16)1PWM_CMPDAT0_CMPD7_Msk (0xfffful << PWM_CMPDAT0_CMPD7_Pos)1PWM_CMPDAT1_CMP0_Pos (0)1PWM_CMPDAT1_CMP0_Msk (0xfffful << PWM_CMPDAT1_CMP0_Pos)1PWM_CMPDAT1_CMP1_Pos (0) 1PWM_CMPDAT1_CMP1_Msk (0xfffful << PWM_CMPDAT1_CMP1_Pos)¢1PWM_CMPDAT1_CMP2_Pos (0)£1PWM_CMPDAT1_CMP2_Msk (0xfffful << PWM_CMPDAT1_CMP2_Pos)¥1PWM_CMPDAT1_CMP3_Pos (0)¦1PWM_CMPDAT1_CMP3_Msk (0xfffful << PWM_CMPDAT1_CMP3_Pos)¨1PWM_CMPDAT1_CMP4_Pos (0)©1PWM_CMPDAT1_CMP4_Msk (0xfffful << PWM_CMPDAT1_CMP4_Pos)«1PWM_CMPDAT1_CMP5_Pos (0)¬1PWM_CMPDAT1_CMP5_Msk (0xfffful << PWM_CMPDAT1_CMP5_Pos)®1PWM_CMPDAT1_CMP6_Pos (0)¯1PWM_CMPDAT1_CMP6_Msk (0xfffful << PWM_CMPDAT1_CMP6_Pos)±1PWM_CMPDAT1_CMP7_Pos (0)²1PWM_CMPDAT1_CMP7_Msk (0xfffful << PWM_CMPDAT1_CMP7_Pos)´1PWM_CMPDAT1_CMPD0_Pos (16)µ1PWM_CMPDAT1_CMPD0_Msk (0xfffful << PWM_CMPDAT1_CMPD0_Pos)·1PWM_CMPDAT1_CMPD1_Pos (16)¸1PWM_CMPDAT1_CMPD1_Msk (0xfffful << PWM_CMPDAT1_CMPD1_Pos)º1PWM_CMPDAT1_CMPD2_Pos (16)»1PWM_CMPDAT1_CMPD2_Msk (0xfffful << PWM_CMPDAT1_CMPD2_Pos)½1PWM_CMPDAT1_CMPD3_Pos (16)¾1PWM_CMPDAT1_CMPD3_Msk (0xfffful << PWM_CMPDAT1_CMPD3_Pos)À1PWM_CMPDAT1_CMPD4_Pos (16)Á1PWM_CMPDAT1_CMPD4_Msk (0xfffful << PWM_CMPDAT1_CMPD4_Pos)Ã1PWM_CMPDAT1_CMPD5_Pos (16)Ä1PWM_CMPDAT1_CMPD5_Msk (0xfffful << PWM_CMPDAT1_CMPD5_Pos)Æ1PWM_CMPDAT1_CMPD6_Pos (16)Ç1PWM_CMPDAT1_CMPD6_Msk (0xfffful << PWM_CMPDAT1_CMPD6_Pos)É1PWM_CMPDAT1_CMPD7_Pos (16)Ê1PWM_CMPDAT1_CMPD7_Msk (0xfffful << PWM_CMPDAT1_CMPD7_Pos)Ì1PWM_CMPDAT2_CMP0_Pos (0)Í1PWM_CMPDAT2_CMP0_Msk (0xfffful << PWM_CMPDAT2_CMP0_Pos)Ï1PWM_CMPDAT2_CMP1_Pos (0)Ð1PWM_CMPDAT2_CMP1_Msk (0xfffful << PWM_CMPDAT2_CMP1_Pos)Ò1PWM_CMPDAT2_CMP2_Pos (0)Ó1PWM_CMPDAT2_CMP2_Msk (0xfffful << PWM_CMPDAT2_CMP2_Pos)Õ1PWM_CMPDAT2_CMP3_Pos (0)Ö1PWM_CMPDAT2_CMP3_Msk (0xfffful << PWM_CMPDAT2_CMP3_Pos)Ø1PWM_CMPDAT2_CMP4_Pos (0)Ù1PWM_CMPDAT2_CMP4_Msk (0xfffful << PWM_CMPDAT2_CMP4_Pos)Û1PWM_CMPDAT2_CMP5_Pos (0)Ü1PWM_CMPDAT2_CMP5_Msk (0xfffful << PWM_CMPDAT2_CMP5_Pos)Þ1PWM_CMPDAT2_CMP6_Pos (0)ß1PWM_CMPDAT2_CMP6_Msk (0xfffful << PWM_CMPDAT2_CMP6_Pos)á1PWM_CMPDAT2_CMP7_Pos (0)â1PWM_CMPDAT2_CMP7_Msk (0xfffful << PWM_CMPDAT2_CMP7_Pos)ä1PWM_CMPDAT2_CMPD0_Pos (16)å1PWM_CMPDAT2_CMPD0_Msk (0xfffful << PWM_CMPDAT2_CMPD0_Pos)ç1PWM_CMPDAT2_CMPD1_Pos (16)è1PWM_CMPDAT2_CMPD1_Msk (0xfffful << PWM_CMPDAT2_CMPD1_Pos)ê1PWM_CMPDAT2_CMPD2_Pos (16)ë1PWM_CMPDAT2_CMPD2_Msk (0xfffful << PWM_CMPDAT2_CMPD2_Pos)í1PWM_CMPDAT2_CMPD3_Pos (16)î1PWM_CMPDAT2_CMPD3_Msk (0xfffful << PWM_CMPDAT2_CMPD3_Pos)ð1PWM_CMPDAT2_CMPD4_Pos (16)ñ1PWM_CMPDAT2_CMPD4_Msk (0xfffful << PWM_CMPDAT2_CMPD4_Pos)ó1PWM_CMPDAT2_CMPD5_Pos (16)ô1PWM_CMPDAT2_CMPD5_Msk (0xfffful << PWM_CMPDAT2_CMPD5_Pos)ö1PWM_CMPDAT2_CMPD6_Pos (16)÷1PWM_CMPDAT2_CMPD6_Msk (0xfffful << PWM_CMPDAT2_CMPD6_Pos)ù1PWM_CMPDAT2_CMPD7_Pos (16)ú1PWM_CMPDAT2_CMPD7_Msk (0xfffful << PWM_CMPDAT2_CMPD7_Pos)ü1PWM_CMPDAT3_CMP0_Pos (0)ý1PWM_CMPDAT3_CMP0_Msk (0xfffful << PWM_CMPDAT3_CMP0_Pos)ÿ1PWM_CMPDAT3_CMP1_Pos (0)2PWM_CMPDAT3_CMP1_Msk (0xfffful << PWM_CMPDAT3_CMP1_Pos)2PWM_CMPDAT3_CMP2_Pos (0)2PWM_CMPDAT3_CMP2_Msk (0xfffful << PWM_CMPDAT3_CMP2_Pos)2PWM_CMPDAT3_CMP3_Pos (0)2PWM_CMPDAT3_CMP3_Msk (0xfffful << PWM_CMPDAT3_CMP3_Pos)2PWM_CMPDAT3_CMP4_Pos (0)2PWM_CMPDAT3_CMP4_Msk (0xfffful << PWM_CMPDAT3_CMP4_Pos)2PWM_CMPDAT3_CMP5_Pos (0)2PWM_CMPDAT3_CMP5_Msk (0xfffful << PWM_CMPDAT3_CMP5_Pos)2PWM_CMPDAT3_CMP6_Pos (0)2PWM_CMPDAT3_CMP6_Msk (0xfffful << PWM_CMPDAT3_CMP6_Pos)2PWM_CMPDAT3_CMP7_Pos (0)2PWM_CMPDAT3_CMP7_Msk (0xfffful << PWM_CMPDAT3_CMP7_Pos)2PWM_CMPDAT3_CMPD0_Pos (16)2PWM_CMPDAT3_CMPD0_Msk (0xfffful << PWM_CMPDAT3_CMPD0_Pos)2PWM_CMPDAT3_CMPD1_Pos (16)2PWM_CMPDAT3_CMPD1_Msk (0xfffful << PWM_CMPDAT3_CMPD1_Pos)2PWM_CMPDAT3_CMPD2_Pos (16)2PWM_CMPDAT3_CMPD2_Msk (0xfffful << PWM_CMPDAT3_CMPD2_Pos)2PWM_CMPDAT3_CMPD3_Pos (16)2PWM_CMPDAT3_CMPD3_Msk (0xfffful << PWM_CMPDAT3_CMPD3_Pos) 2PWM_CMPDAT3_CMPD4_Pos (16)¡2PWM_CMPDAT3_CMPD4_Msk (0xfffful << PWM_CMPDAT3_CMPD4_Pos)£2PWM_CMPDAT3_CMPD5_Pos (16)¤2PWM_CMPDAT3_CMPD5_Msk (0xfffful << PWM_CMPDAT3_CMPD5_Pos)¦2PWM_CMPDAT3_CMPD6_Pos (16)§2PWM_CMPDAT3_CMPD6_Msk (0xfffful << PWM_CMPDAT3_CMPD4_Pos)©2PWM_CMPDAT3_CMPD7_Pos (16)ª2PWM_CMPDAT3_CMPD7_Msk (0xfffful << PWM_CMPDAT3_CMPD7_Pos)¬2PWM_CMPDAT4_CMP0_Pos (0)2PWM_CMPDAT4_CMP0_Msk (0xfffful << PWM_CMPDAT4_CMP0_Pos)¯2PWM_CMPDAT4_CMP1_Pos (0)°2PWM_CMPDAT4_CMP1_Msk (0xfffful << PWM_CMPDAT4_CMP1_Pos)²2PWM_CMPDAT4_CMP2_Pos (0)³2PWM_CMPDAT4_CMP2_Msk (0xfffful << PWM_CMPDAT4_CMP2_Pos)µ2PWM_CMPDAT4_CMP3_Pos (0)¶2PWM_CMPDAT4_CMP3_Msk (0xfffful << PWM_CMPDAT4_CMP3_Pos)¸2PWM_CMPDAT4_CMP4_Pos (0)¹2PWM_CMPDAT4_CMP4_Msk (0xfffful << PWM_CMPDAT4_CMP4_Pos)»2PWM_CMPDAT4_CMP5_Pos (0)¼2PWM_CMPDAT4_CMP5_Msk (0xfffful << PWM_CMPDAT4_CMP5_Pos)¾2PWM_CMPDAT4_CMP6_Pos (0)¿2PWM_CMPDAT4_CMP6_Msk (0xfffful << PWM_CMPDAT4_CMP6_Pos)Á2PWM_CMPDAT4_CMP7_Pos (0)Â2PWM_CMPDAT4_CMP7_Msk (0xfffful << PWM_CMPDAT4_CMP7_Pos)Ä2PWM_CMPDAT4_CMPD0_Pos (16)Å2PWM_CMPDAT4_CMPD0_Msk (0xfffful << PWM_CMPDAT4_CMPD0_Pos)Ç2PWM_CMPDAT4_CMPD1_Pos (16)È2PWM_CMPDAT4_CMPD1_Msk (0xfffful << PWM_CMPDAT4_CMPD1_Pos)Ê2PWM_CMPDAT4_CMPD2_Pos (16)Ë2PWM_CMPDAT4_CMPD2_Msk (0xfffful << PWM_CMPDAT4_CMPD2_Pos)Í2PWM_CMPDAT4_CMPD3_Pos (16)Î2PWM_CMPDAT4_CMPD3_Msk (0xfffful << PWM_CMPDAT4_CMPD3_Pos)Ð2PWM_CMPDAT4_CMPD4_Pos (16)Ñ2PWM_CMPDAT4_CMPD4_Msk (0xfffful << PWM_CMPDAT4_CMPD4_Pos)Ó2PWM_CMPDAT4_CMPD5_Pos (16)Ô2PWM_CMPDAT4_CMPD5_Msk (0xfffful << PWM_CMPDAT4_CMPD5_Pos)Ö2PWM_CMPDAT4_CMPD6_Pos (16)×2PWM_CMPDAT4_CMPD6_Msk (0xfffful << PWM_CMPDAT4_CMPD6_Pos)Ù2PWM_CMPDAT4_CMPD7_Pos (16)Ú2PWM_CMPDAT4_CMPD7_Msk (0xfffful << PWM_CMPDAT4_CMPD7_Pos)Ü2PWM_CMPDAT5_CMP0_Pos (0)Ý2PWM_CMPDAT5_CMP0_Msk (0xfffful << PWM_CMPDAT5_CMP0_Pos)ß2PWM_CMPDAT5_CMP1_Pos (0)à2PWM_CMPDAT5_CMP1_Msk (0xfffful << PWM_CMPDAT5_CMP1_Pos)â2PWM_CMPDAT5_CMP2_Pos (0)ã2PWM_CMPDAT5_CMP2_Msk (0xfffful << PWM_CMPDAT5_CMP2_Pos)å2PWM_CMPDAT5_CMP3_Pos (0)æ2PWM_CMPDAT5_CMP3_Msk (0xfffful << PWM_CMPDAT5_CMP3_Pos)è2PWM_CMPDAT5_CMP4_Pos (0)é2PWM_CMPDAT5_CMP4_Msk (0xfffful << PWM_CMPDAT5_CMP4_Pos)ë2PWM_CMPDAT5_CMP5_Pos (0)ì2PWM_CMPDAT5_CMP5_Msk (0xfffful << PWM_CMPDAT5_CMP5_Pos)î2PWM_CMPDAT5_CMP6_Pos (0)ï2PWM_CMPDAT5_CMP6_Msk (0xfffful << PWM_CMPDAT5_CMP6_Pos)ñ2PWM_CMPDAT5_CMP7_Pos (0)ò2PWM_CMPDAT5_CMP7_Msk (0xfffful << PWM_CMPDAT5_CMP7_Pos)ô2PWM_CMPDAT5_CMPD0_Pos (16)õ2PWM_CMPDAT5_CMPD0_Msk (0xfffful << PWM_CMPDAT5_CMPD0_Pos)÷2PWM_CMPDAT5_CMPD1_Pos (16)ø2PWM_CMPDAT5_CMPD1_Msk (0xfffful << PWM_CMPDAT5_CMPD1_Pos)ú2PWM_CMPDAT5_CMPD2_Pos (16)û2PWM_CMPDAT5_CMPD2_Msk (0xfffful << PWM_CMPDAT5_CMPD2_Pos)ý2PWM_CMPDAT5_CMPD3_Pos (16)þ2PWM_CMPDAT5_CMPD3_Msk (0xfffful << PWM_CMPDAT5_CMPD3_Pos)3PWM_CMPDAT5_CMPD4_Pos (16)3PWM_CMPDAT5_CMPD4_Msk (0xfffful << PWM_CMPDAT5_CMPD4_Pos)3PWM_CMPDAT5_CMPD5_Pos (16)3PWM_CMPDAT5_CMPD5_Msk (0xfffful << PWM_CMPDAT5_CMPD5_Pos)3PWM_CMPDAT5_CMPD6_Pos (16)3PWM_CMPDAT5_CMPD6_Msk (0xfffful << PWM_CMPDAT5_CMPD6_Pos)3PWM_CMPDAT5_CMPD7_Pos (16)3PWM_CMPDAT5_CMPD7_Msk (0xfffful << PWM_CMPDAT5_CMPD7_Pos)3PWM_CMPDAT6_CMP0_Pos (0)3PWM_CMPDAT6_CMP0_Msk (0xfffful << PWM_CMPDAT6_CMP0_Pos)3PWM_CMPDAT6_CMP1_Pos (0)3PWM_CMPDAT6_CMP1_Msk (0xfffful << PWM_CMPDAT6_CMP1_Pos)3PWM_CMPDAT6_CMP2_Pos (0)3PWM_CMPDAT6_CMP2_Msk (0xfffful << PWM_CMPDAT6_CMP2_Pos)3PWM_CMPDAT6_CMP3_Pos (0)3PWM_CMPDAT6_CMP3_Msk (0xfffful << PWM_CMPDAT6_CMP3_Pos)3PWM_CMPDAT6_CMP4_Pos (0)3PWM_CMPDAT6_CMP4_Msk (0xfffful << PWM_CMPDAT6_CMP4_Pos)3PWM_CMPDAT6_CMP5_Pos (0)3PWM_CMPDAT6_CMP5_Msk (0xfffful << PWM_CMPDAT6_CMP5_Pos)3PWM_CMPDAT6_CMP6_Pos (0)3PWM_CMPDAT6_CMP6_Msk (0xfffful << PWM_CMPDAT6_CMP6_Pos)¡3PWM_CMPDAT6_CMP7_Pos (0)¢3PWM_CMPDAT6_CMP7_Msk (0xfffful << PWM_CMPDAT6_CMP7_Pos)¤3PWM_CMPDAT6_CMPD0_Pos (16)¥3PWM_CMPDAT6_CMPD0_Msk (0xfffful << PWM_CMPDAT6_CMPD0_Pos)§3PWM_CMPDAT6_CMPD1_Pos (16)¨3PWM_CMPDAT6_CMPD1_Msk (0xfffful << PWM_CMPDAT6_CMPD1_Pos)ª3PWM_CMPDAT6_CMPD2_Pos (16)«3PWM_CMPDAT6_CMPD2_Msk (0xfffful << PWM_CMPDAT6_CMPD2_Pos)3PWM_CMPDAT6_CMPD3_Pos (16)®3PWM_CMPDAT6_CMPD3_Msk (0xfffful << PWM_CMPDAT6_CMPD3_Pos)°3PWM_CMPDAT6_CMPD4_Pos (16)±3PWM_CMPDAT6_CMPD4_Msk (0xfffful << PWM_CMPDAT6_CMPD4_Pos)³3PWM_CMPDAT6_CMPD5_Pos (16)´3PWM_CMPDAT6_CMPD5_Msk (0xfffful << PWM_CMPDAT6_CMPD5_Pos)¶3PWM_CMPDAT6_CMPD6_Pos (16)·3PWM_CMPDAT6_CMPD6_Msk (0xfffful << PWM_CMPDAT6_CMPD6_Pos)¹3PWM_CMPDAT6_CMPD7_Pos (16)º3PWM_CMPDAT6_CMPD7_Msk (0xfffful << PWM_CMPDAT6_CMPD7_Pos)¼3PWM_CMPDAT7_CMP0_Pos (0)½3PWM_CMPDAT7_CMP0_Msk (0xfffful << PWM_CMPDAT7_CMP0_Pos)¿3PWM_CMPDAT7_CMP1_Pos (0)À3PWM_CMPDAT7_CMP1_Msk (0xfffful << PWM_CMPDAT7_CMP1_Pos)Â3PWM_CMPDAT7_CMP2_Pos (0)Ã3PWM_CMPDAT7_CMP2_Msk (0xfffful << PWM_CMPDAT7_CMP2_Pos)Å3PWM_CMPDAT7_CMP3_Pos (0)Æ3PWM_CMPDAT7_CMP3_Msk (0xfffful << PWM_CMPDAT7_CMP3_Pos)È3PWM_CMPDAT7_CMP4_Pos (0)É3PWM_CMPDAT7_CMP4_Msk (0xfffful << PWM_CMPDAT7_CMP4_Pos)Ë3PWM_CMPDAT7_CMP5_Pos (0)Ì3PWM_CMPDAT7_CMP5_Msk (0xfffful << PWM_CMPDAT7_CMP5_Pos)Î3PWM_CMPDAT7_CMP6_Pos (0)Ï3PWM_CMPDAT7_CMP6_Msk (0xfffful << PWM_CMPDAT7_CMP6_Pos)Ñ3PWM_CMPDAT7_CMP7_Pos (0)Ò3PWM_CMPDAT7_CMP7_Msk (0xfffful << PWM_CMPDAT7_CMP7_Pos)Ô3PWM_CMPDAT7_CMPD0_Pos (16)Õ3PWM_CMPDAT7_CMPD0_Msk (0xfffful << PWM_CMPDAT7_CMPD0_Pos)×3PWM_CMPDAT7_CMPD1_Pos (16)Ø3PWM_CMPDAT7_CMPD1_Msk (0xfffful << PWM_CMPDAT7_CMPD1_Pos)Ú3PWM_CMPDAT7_CMPD2_Pos (16)Û3PWM_CMPDAT7_CMPD2_Msk (0xfffful << PWM_CMPDAT7_CMPD2_Pos)Ý3PWM_CMPDAT7_CMPD3_Pos (16)Þ3PWM_CMPDAT7_CMPD3_Msk (0xfffful << PWM_CMPDAT7_CMPD3_Pos)à3PWM_CMPDAT7_CMPD4_Pos (16)á3PWM_CMPDAT7_CMPD4_Msk (0xfffful << PWM_CMPDAT7_CMPD4_Pos)ã3PWM_CMPDAT7_CMPD5_Pos (16)ä3PWM_CMPDAT7_CMPD5_Msk (0xfffful << PWM_CMPDAT7_CMPD5_Pos)æ3PWM_CMPDAT7_CMPD6_Pos (16)ç3PWM_CMPDAT7_CMPD6_Msk (0xfffful << PWM_CMPDAT7_CMPD6_Pos)é3PWM_CMPDAT7_CMPD7_Pos (16)ê3PWM_CMPDAT7_CMPD7_Msk (0xfffful << PWM_CMPDAT7_CMPD7_Pos)ì3PWM_CTL2_BRKIEN_Pos (16)í3PWM_CTL2_BRKIEN_Msk (0x1ul << PWM_CTL2_BRKIEN_Pos)ï3PWM_CTL2_PINTTYPE_Pos (17)ð3PWM_CTL2_PINTTYPE_Msk (0x1ul << PWM_CTL2_PINTTYPE_Pos)ò3PWM_CTL2_DTCNT01_Pos (24)ó3PWM_CTL2_DTCNT01_Msk (0x1ul << PWM_CTL2_DTCNT01_Pos)õ3PWM_CTL2_DTCNT23_Pos (25)ö3PWM_CTL2_DTCNT23_Msk (0x1ul << PWM_CTL2_DTCNT23_Pos)ø3PWM_CTL2_DTCNT45_Pos (26)ù3PWM_CTL2_DTCNT45_Msk (0x1ul << PWM_CTL2_DTCNT45_Pos)û3PWM_CTL2_DTCNT67_Pos (27)ü3PWM_CTL2_DTCNT67_Msk (0x1ul << PWM_CTL2_DTCNT67_Pos)þ3PWM_CTL2_CNTCLR_Pos (27)ÿ3PWM_CTL2_CNTCLR_Msk (0x1ul << PWM_CTL2_CNTCLR_Pos)4PWM_CTL2_MODE_Pos (28)4PWM_CTL2_MODE_Msk (0x3ul << PWM_CTL2_MODE_Pos)4PWM_CTL2_GROUPEN_Pos (30)4PWM_CTL2_GROUPEN_Msk (0x1ul << PWM_CTL2_GROUPEN_Pos)4PWM_CTL2_CNTTYPE_Pos (31)4PWM_CTL2_CNTTYPE_Msk (0x1ul << PWM_CTL2_CNTTYPE_Pos)4PWM_FLAG_ZF0_Pos (0)4PWM_FLAG_ZF0_Msk (0x1ul << PWM_FLAG_ZF0_Pos)4PWM_FLAG_ZF1_Pos (1)4PWM_FLAG_ZF1_Msk (0x1ul << PWM_FLAG_ZF1_Pos)4PWM_FLAG_ZF2_Pos (2)4PWM_FLAG_ZF2_Msk (0x1ul << PWM_FLAG_ZF2_Pos)4PWM_FLAG_ZF3_Pos (3)4PWM_FLAG_ZF3_Msk (0x1ul << PWM_FLAG_ZF3_Pos)4PWM_FLAG_ZF4_Pos (4)4PWM_FLAG_ZF4_Msk (0x1ul << PWM_FLAG_ZF4_Pos)4PWM_FLAG_ZF5_Pos (5)4PWM_FLAG_ZF5_Msk (0x1ul << PWM_FLAG_ZF5_Pos)4PWM_FLAG_ZF6_Pos (6)4PWM_FLAG_ZF6_Msk (0x1ul << PWM_FLAG_ZF6_Pos)4PWM_FLAG_ZF7_Pos (7) 4PWM_FLAG_ZF7_Msk (0x1ul << PWM_FLAG_ZF7_Pos)¢4PWM_FLAG_CMPDF0_Pos (8)£4PWM_FLAG_CMPDF0_Msk (0x1ul << PWM_FLAG_CMPDF0_Pos)¥4PWM_FLAG_CMPDF1_Pos (9)¦4PWM_FLAG_CMPDF1_Msk (0x1ul << PWM_FLAG_CMPDF1_Pos)¨4PWM_FLAG_CMPDF2_Pos (10)©4PWM_FLAG_CMPDF2_Msk (0x1ul << PWM_FLAG_CMPDF2_Pos)«4PWM_FLAG_CMPDF3_Pos (11)¬4PWM_FLAG_CMPDF3_Msk (0x1ul << PWM_FLAG_CMPDF3_Pos)®4PWM_FLAG_CMPDF4_Pos (12)¯4PWM_FLAG_CMPDF4_Msk (0x1ul << PWM_FLAG_CMPDF4_Pos)±4PWM_FLAG_CMPDF5_Pos (13)²4PWM_FLAG_CMPDF5_Msk (0x1ul << PWM_FLAG_CMPDF5_Pos)´4PWM_FLAG_CMPDF6_Pos (14)µ4PWM_FLAG_CMPDF6_Msk (0x1ul << PWM_FLAG_CMPDF6_Pos)·4PWM_FLAG_CMPDF7_Pos (15)¸4PWM_FLAG_CMPDF7_Msk (0x1ul << PWM_FLAG_CMPDF7_Pos)º4PWM_FLAG_PF0_Pos (16)»4PWM_FLAG_PF0_Msk (0x1ul << PWM_FLAG_PF0_Pos)½4PWM_FLAG_PF1_Pos (17)¾4PWM_FLAG_PF1_Msk (0x1ul << PWM_FLAG_PF1_Pos)À4PWM_FLAG_PF2_Pos (18)Á4PWM_FLAG_PF2_Msk (0x1ul << PWM_FLAG_PF2_Pos)Ã4PWM_FLAG_PF3_Pos (19)Ä4PWM_FLAG_PF3_Msk (0x1ul << PWM_FLAG_PF3_Pos)Æ4PWM_FLAG_PF4_Pos (20)Ç4PWM_FLAG_PF4_Msk (0x1ul << PWM_FLAG_PF4_Pos)É4PWM_FLAG_PF5_Pos (21)Ê4PWM_FLAG_PF5_Msk (0x1ul << PWM_FLAG_PF5_Pos)Ì4PWM_FLAG_PF6_Pos (22)Í4PWM_FLAG_PF6_Msk (0x1ul << PWM_FLAG_PF6_Pos)Ï4PWM_FLAG_PF7_Pos (23)Ð4PWM_FLAG_PF7_Msk (0x1ul << PWM_FLAG_PF7_Pos)Ò4PWM_FLAG_CMPUF0_Pos (24)Ó4PWM_FLAG_CMPUF0_Msk (0x1ul << PWM_FLAG_CMPUF0_Pos)Õ4PWM_FLAG_CMPUF1_Pos (25)Ö4PWM_FLAG_CMPUF1_Msk (0x1ul << PWM_FLAG_CMPUF1_Pos)Ø4PWM_FLAG_CMPUF2_Pos (26)Ù4PWM_FLAG_CMPUF2_Msk (0x1ul << PWM_FLAG_CMPUF2_Pos)Û4PWM_FLAG_CMPUF3_Pos (27)Ü4PWM_FLAG_CMPUF3_Msk (0x1ul << PWM_FLAG_CMPUF3_Pos)Þ4PWM_FLAG_CMPUF4_Pos (28)ß4PWM_FLAG_CMPUF4_Msk (0x1ul << PWM_FLAG_CMPUF4_Pos)á4PWM_FLAG_CMPUF5_Pos (29)â4PWM_FLAG_CMPUF5_Msk (0x1ul << PWM_FLAG_CMPUF5_Pos)ä4PWM_FLAG_CMPUF6_Pos (30)å4PWM_FLAG_CMPUF6_Msk (0x1ul << PWM_FLAG_CMPUF6_Pos)ç4PWM_FLAG_CMPUF7_Pos (31)è4PWM_FLAG_CMPUF7_Msk (0x1ul << PWM_FLAG_CMPUF7_Pos)ê4PWM_INTEN_ZIEN0_Pos (0)ë4PWM_INTEN_ZIEN0_Msk (0x1ul << PWM_INTEN_ZIEN0_Pos)í4PWM_INTEN_ZIEN1_Pos (1)î4PWM_INTEN_ZIEN1_Msk (0x1ul << PWM_INTEN_ZIEN1_Pos)ð4PWM_INTEN_ZIEN2_Pos (2)ñ4PWM_INTEN_ZIEN2_Msk (0x1ul << PWM_INTEN_ZIEN2_Pos)ó4PWM_INTEN_ZIEN3_Pos (3)ô4PWM_INTEN_ZIEN3_Msk (0x1ul << PWM_INTEN_ZIEN3_Pos)ö4PWM_INTEN_ZIEN4_Pos (4)÷4PWM_INTEN_ZIEN4_Msk (0x1ul << PWM_INTEN_ZIEN4_Pos)ù4PWM_INTEN_ZIEN5_Pos (5)ú4PWM_INTEN_ZIEN5_Msk (0x1ul << PWM_INTEN_ZIEN5_Pos)ý4PWM_INTEN_ZIEN6_Pos (6)þ4PWM_INTEN_ZIEN6_Msk (0x1ul << PWM_INTEN_ZIEN6_Pos)5PWM_INTEN_ZIEN7_Pos (7)5PWM_INTEN_ZIEN7_Msk (0x1ul << PWM_INTEN_ZIEN7_Pos)5PWM_INTEN_CMPDIEN0_Pos (8)5PWM_INTEN_CMPDIEN0_Msk (0x1ul << PWM_INTEN_CMPDIEN0_Pos)5PWM_INTEN_CMPDIEN1_Pos (9)5PWM_INTEN_CMPDIEN1_Msk (0x1ul << PWM_INTEN_CMPDIEN1_Pos)5PWM_INTEN_CMPDIEN2_Pos (10)5PWM_INTEN_CMPDIEN2_Msk (0x1ul << PWM_INTEN_CMPDIEN2_Pos)5PWM_INTEN_CMPDIEN3_Pos (11)5PWM_INTEN_CMPDIEN3_Msk (0x1ul << PWM_INTEN_CMPDIEN3_Pos)5PWM_INTEN_CMPDIEN4_Pos (12)5PWM_INTEN_CMPDIEN4_Msk (0x1ul << PWM_INTEN_CMPDIEN4_Pos)5PWM_INTEN_CMPDIEN5_Pos (13)5PWM_INTEN_CMPDIEN5_Msk (0x1ul << PWM_INTEN_CMPDIEN5_Pos)5PWM_INTEN_CMPDIEN6_Pos (14)5PWM_INTEN_CMPDIEN6_Msk (0x1ul << PWM_INTEN_CMPDIEN6_Pos)5PWM_INTEN_CMPDIEN7_Pos (15)5PWM_INTEN_CMPDIEN7_Msk (0x1ul << PWM_INTEN_CMPDIEN7_Pos)5PWM_INTEN_PIEN0_Pos (16)5PWM_INTEN_PIEN0_Msk (0x1ul << PWM_INTEN_PIEN0_Pos) 5PWM_INTEN_PIEN1_Pos (17)¡5PWM_INTEN_PIEN1_Msk (0x1ul << PWM_INTEN_PIEN1_Pos)£5PWM_INTEN_PIEN2_Pos (18)¤5PWM_INTEN_PIEN2_Msk (0x1ul << PWM_INTEN_PIEN2_Pos)¦5PWM_INTEN_PIEN3_Pos (19)§5PWM_INTEN_PIEN3_Msk (0x1ul << PWM_INTEN_PIEN3_Pos)©5PWM_INTEN_PIEN4_Pos (20)ª5PWM_INTEN_PIEN4_Msk (0x1ul << PWM_INTEN_PIEN4_Pos)¬5PWM_INTEN_PIEN5_Pos (21)5PWM_INTEN_PIEN5_Msk (0x1ul << PWM_INTEN_PIEN5_Pos)°5PWM_INTEN_PIEN6_Pos (22)±5PWM_INTEN_PIEN6_Msk (0x1ul << PWM_INTEN_PIEN6_Pos)´5PWM_INTEN_PIEN7_Pos (23)µ5PWM_INTEN_PIEN7_Msk (0x1ul << PWM_INTEN_PIEN7_Pos)·5PWM_INTEN_CMPUIEN0_Pos (24)¸5PWM_INTEN_CMPUIEN0_Msk (0x1ul << PWM_INTEN_CMPUIEN0_Pos)º5PWM_INTEN_CMPUIEN1_Pos (25)»5PWM_INTEN_CMPUIEN1_Msk (0x1ul << PWM_INTEN_CMPUIEN1_Pos)½5PWM_INTEN_CMPUIEN2_Pos (26)¾5PWM_INTEN_CMPUIEN2_Msk (0x1ul << PWM_INTEN_CMPUIEN2_Pos)À5PWM_INTEN_CMPUIEN3_Pos (27)Á5PWM_INTEN_CMPUIEN3_Msk (0x1ul << PWM_INTEN_CMPUIEN3_Pos)Ã5PWM_INTEN_CMPUIEN4_Pos (28)Ä5PWM_INTEN_CMPUIEN4_Msk (0x1ul << PWM_INTEN_CMPUIEN4_Pos)Æ5PWM_INTEN_CMPUIEN5_Pos (29)Ç5PWM_INTEN_CMPUIEN5_Msk (0x1ul << PWM_INTEN_CMPUIEN5_Pos)É5PWM_INTEN_CMPUIEN6_Pos (30)Ê5PWM_INTEN_CMPUIEN6_Msk (0x1ul << PWM_INTEN_CMPUIEN6_Pos)Ì5PWM_INTEN_CMPUIEN7_Pos (31)Í5PWM_INTEN_CMPUIEN7_Msk (0x1ul << PWM_INTEN_CMPUIEN7_Pos)Ï5PWM_INTSTS_ZIF0_Pos (0)Ð5PWM_INTSTS_ZIF0_Msk (0x1ul << PWM_INTSTS_ZIF0_Pos)Ò5PWM_INTSTS_ZIF1_Pos (1)Ó5PWM_INTSTS_ZIF1_Msk (0x1ul << PWM_INTSTS_ZIF1_Pos)Õ5PWM_INTSTS_ZIF2_Pos (2)Ö5PWM_INTSTS_ZIF2_Msk (0x1ul << PWM_INTSTS_ZIF2_Pos)Ø5PWM_INTSTS_ZIF3_Pos (3)Ù5PWM_INTSTS_ZIF3_Msk (0x1ul << PWM_INTSTS_ZIF3_Pos)Û5PWM_INTSTS_ZIF4_Pos (4)Ü5PWM_INTSTS_ZIF4_Msk (0x1ul << PWM_INTSTS_ZIF4_Pos)Þ5PWM_INTSTS_ZIF5_Pos (5)ß5PWM_INTSTS_ZIF5_Msk (0x1ul << PWM_INTSTS_ZIF5_Pos)á5PWM_INTSTS_ZIF6_Pos (6)â5PWM_INTSTS_ZIF6_Msk (0x1ul << PWM_INTSTS_ZIF6_Pos)ä5PWM_INTSTS_ZIF7_Pos (7)å5PWM_INTSTS_ZIF7_Msk (0x1ul << PWM_INTSTS_ZIF7_Pos)ç5PWM_INTSTS_CMPDIF0_Pos (8)è5PWM_INTSTS_CMPDIF0_Msk (0x1ul << PWM_INTSTS_CMPDIF0_Pos)ê5PWM_INTSTS_CMPDIF1_Pos (9)ë5PWM_INTSTS_CMPDIF1_Msk (0x1ul << PWM_INTSTS_CMPDIF1_Pos)í5PWM_INTSTS_CMPDIF2_Pos (10)î5PWM_INTSTS_CMPDIF2_Msk (0x1ul << PWM_INTSTS_CMPDIF2_Pos)ð5PWM_INTSTS_CMPDIF3_Pos (11)ñ5PWM_INTSTS_CMPDIF3_Msk (0x1ul << PWM_INTSTS_CMPDIF3_Pos)ó5PWM_INTSTS_CMPDIF4_Pos (12)ô5PWM_INTSTS_CMPDIF4_Msk (0x1ul << PWM_INTSTS_CMPDIF4_Pos)ö5PWM_INTSTS_CMPDIF5_Pos (13)÷5PWM_INTSTS_CMPDIF5_Msk (0x1ul << PWM_INTSTS_CMPDIF5_Pos)ù5PWM_INTSTS_CMPDIF6_Pos (14)ú5PWM_INTSTS_CMPDIF6_Msk (0x1ul << PWM_INTSTS_CMPDIF6_Pos)ü5PWM_INTSTS_CMPDIF7_Pos (15)ý5PWM_INTSTS_CMPDIF7_Msk (0x1ul << PWM_INTSTS_CMPDIF7_Pos)ÿ5PWM_INTSTS_PIF0_Pos (16)6PWM_INTSTS_PIF0_Msk (0x1ul << PWM_INTSTS_PIF0_Pos)6PWM_INTSTS_PIF1_Pos (17)6PWM_INTSTS_PIF1_Msk (0x1ul << PWM_INTSTS_PIF1_Pos)6PWM_INTSTS_PIF2_Pos (18)6PWM_INTSTS_PIF2_Msk (0x1ul << PWM_INTSTS_PIF2_Pos)6PWM_INTSTS_PIF3_Pos (19)6PWM_INTSTS_PIF3_Msk (0x1ul << PWM_INTSTS_PIF3_Pos)6PWM_INTSTS_PIF4_Pos (20)6PWM_INTSTS_PIF4_Msk (0x1ul << PWM_INTSTS_PIF4_Pos)6PWM_INTSTS_PIF5_Pos (21)6PWM_INTSTS_PIF5_Msk (0x1ul << PWM_INTSTS_PIF5_Pos)6PWM_INTSTS_PIF6_Pos (22)6PWM_INTSTS_PIF6_Msk (0x1ul << PWM_INTSTS_PIF6_Pos)6PWM_INTSTS_PIF7_Pos (23)6PWM_INTSTS_PIF7_Msk (0x1ul << PWM_INTSTS_PIF7_Pos)6PWM_INTSTS_CMPUIF0_Pos (24)6PWM_INTSTS_CMPUIF0_Msk (0x1ul << PWM_INTSTS_CMPUIF0_Pos)6PWM_INTSTS_CMPUIF1_Pos (25)6PWM_INTSTS_CMPUIF1_Msk (0x1ul << PWM_INTSTS_CMPUIF1_Pos)6PWM_INTSTS_CMPUIF2_Pos (26)6PWM_INTSTS_CMPUIF2_Msk (0x1ul << PWM_INTSTS_CMPUIF2_Pos) 6PWM_INTSTS_CMPUIF3_Pos (27)¡6PWM_INTSTS_CMPUIF3_Msk (0x1ul << PWM_INTSTS_CMPUIF3_Pos)£6PWM_INTSTS_CMPUIF4_Pos (28)¤6PWM_INTSTS_CMPUIF4_Msk (0x1ul << PWM_INTSTS_CMPUIF4_Pos)¦6PWM_INTSTS_CMPUIF5_Pos (29)§6PWM_INTSTS_CMPUIF5_Msk (0x1ul << PWM_INTSTS_CMPUIF5_Pos)©6PWM_INTSTS_CMPUIF6_Pos (30)ª6PWM_INTSTS_CMPUIF6_Msk (0x1ul << PWM_INTSTS_CMPUIF6_Pos)¬6PWM_INTSTS_CMPUIF7_Pos (31)6PWM_INTSTS_CMPUIF7_Msk (0x1ul << PWM_INTSTS_CMPUIF7_Pos)¯6PWM_POEN_POEN0_Pos (0)°6PWM_POEN_POEN0_Msk (0x1ul << PWM_POEN_POEN0_Pos)²6PWM_POEN_POEN1_Pos (1)³6PWM_POEN_POEN1_Msk (0x1ul << PWM_POEN_POEN1_Pos)µ6PWM_POEN_POEN2_Pos (2)¶6PWM_POEN_POEN2_Msk (0x1ul << PWM_POEN_POEN2_Pos)¸6PWM_POEN_POEN3_Pos (3)¹6PWM_POEN_POEN3_Msk (0x1ul << PWM_POEN_POEN3_Pos)»6PWM_POEN_POEN4_Pos (4)¼6PWM_POEN_POEN4_Msk (0x1ul << PWM_POEN_POEN4_Pos)¾6PWM_POEN_POEN5_Pos (5)¿6PWM_POEN_POEN5_Msk (0x1ul << PWM_POEN_POEN5_Pos)Á6PWM_POEN_POEN6_Pos (6)Â6PWM_POEN_POEN6_Msk (0x1ul << PWM_POEN_POEN4_Pos)Ä6PWM_POEN_POEN7_Pos (7)Å6PWM_POEN_POEN7_Msk (0x1ul << PWM_POEN_POEN7_Pos)Ç6PWM_BRKCTL_BRK0EN_Pos (0)È6PWM_BRKCTL_BRK0EN_Msk (0x1ul << PWM_BRKCTL_BRK0EN_Pos)Ê6PWM_BRKCTL_BRK1EN_Pos (1)Ë6PWM_BRKCTL_BRK1EN_Msk (0x1ul << PWM_BRKCTL_BRK1EN_Pos)Í6PWM_BRKCTL_BRK0SEL_Pos (2)Î6PWM_BRKCTL_BRK0SEL_Msk (0x1ul << PWM_BRKCTL_BRK0SEL_Pos)Ð6PWM_BRKCTL_BRK1SEL_Pos (3)Ñ6PWM_BRKCTL_BRK1SEL_Msk (0x1ul << PWM_BRKCTL_BRK1SEL_Pos)Ó6PWM_BRKCTL_BRKSTS_Pos (7)Ô6PWM_BRKCTL_BRKSTS_Msk (0x1ul << PWM_BRKCTL_BRKSTS_Pos)Ö6PWM_BRKCTL_BRKACT_Pos (8)×6PWM_BRKCTL_BRKACT_Msk (0x1ul << PWM_BRKCTL_BRKACT_Pos)Ù6PWM_BRKCTL_SWBRK_Pos (9)Ú6PWM_BRKCTL_SWBRK_Msk (0x1ul << PWM_BRKCTL_SWBRK_Pos)Ü6PWM_BRKCTL_BRKIF0_Pos (16)Ý6PWM_BRKCTL_BRKIF0_Msk (0x1ul << PWM_BRKCTL_BRKIF0_Pos)ß6PWM_BRKCTL_BRKIF1_Pos (17)à6PWM_BRKCTL_BRKIF1_Msk (0x1ul << PWM_BRKCTL_BRKIF1_Pos)â6PWM_BRKCTL_BRKF0_Pos (18)ã6PWM_BRKCTL_BRKF0_Msk (0x1ul << PWM_BRKCTL_BRKF0_Pos)å6PWM_BRKCTL_BRKF1_Pos (19)æ6PWM_BRKCTL_BRKF1_Msk (0x1ul << PWM_BRKCTL_BRKF1_Pos)è6PWM_BRKCTL_BKOD0_Pos (24)é6PWM_BRKCTL_BKOD0_Msk (0x1ul << PWM_BRKCTL_BKOD0_Pos)ë6PWM_BRKCTL_BKOD1_Pos (25)ì6PWM_BRKCTL_BKOD1_Msk (0x1ul << PWM_BRKCTL_BKOD1_Pos)î6PWM_BRKCTL_BKOD2_Pos (26)ï6PWM_BRKCTL_BKOD2_Msk (0x1ul << PWM_BRKCTL_BKOD2_Pos)ñ6PWM_BRKCTL_BKOD3_Pos (27)ò6PWM_BRKCTL_BKOD3_Msk (0x1ul << PWM_BRKCTL_BKOD3_Pos)ô6PWM_BRKCTL_BKOD4_Pos (28)õ6PWM_BRKCTL_BKOD4_Msk (0x1ul << PWM_BRKCTL_BKOD4_Pos)÷6PWM_BRKCTL_BKOD5_Pos (29)ø6PWM_BRKCTL_BKOD5_Msk (0x1ul << PWM_BRKCTL_BKOD5_Pos)ú6PWM_BRKCTL_D6BKOD_Pos (30)û6PWM_BRKCTL_D6BKOD_Msk (0x1ul << PWM_BRKCTL_D6BKOD_Pos)ý6PWM_BRKCTL_D7BKOD_Pos (31)þ6PWM_BRKCTL_D7BKOD_Msk (0x1ul << PWM_BRKCTL_D7BKOD_Pos)7PWM_DTCTL_DTI01_Pos (0)7PWM_DTCTL_DTI01_Msk (0xfful << PWM_DTCTL_DTI01_Pos)7PWM_DTCTL_DTI23_Pos (8)7PWM_DTCTL_DTI23_Msk (0xfful << PWM_DTCTL_DTI23_Pos)7PWM_DTCTL_DTI45_Pos (16)7PWM_DTCTL_DTI45_Msk (0xfful << PWM_DTCTL_DTI45_Pos)7PWM_DTCTL_DTI67_Pos (24)7PWM_DTCTL_DTI67_Msk (0xfful << PWM_DTCTL_DTI67_Pos)7PWM_ADCTCTL0_CUTRGEN0_Pos (0)7PWM_ADCTCTL0_CUTRGEN0_Msk (0x1ul << PWM_ADCTCTL0_CUTRGEN0_Pos)7PWM_ADCTCTL0_CPTRGEN0_Pos (1)7PWM_ADCTCTL0_CPTRGEN0_Msk (0x1ul << PWM_ADCTCTL0_CPTRGEN0_Pos)7PWM_ADCTCTL0_CDTRGEN0_Pos (2)7PWM_ADCTCTL0_CDTRGEN0_Msk (0x1ul << PWM_ADCTCTL0_CDTRGEN0_Pos)7PWM_ADCTCTL0_ZPTRGEN0_Pos (3)7PWM_ADCTCTL0_ZPTRGEN0_Msk (0x1ul << PWM_ADCTCTL0_ZPTRGEN0_Pos)7PWM_ADCTCTL0_CUTRGEN1_Pos (8)7PWM_ADCTCTL0_CUTRGEN1_Msk (0x1ul << PWM_ADCTCTL0_CUTRGEN1_Pos)7PWM_ADCTCTL0_CPTRGEN1_Pos (9)7PWM_ADCTCTL0_CPTRGEN1_Msk (0x1ul << PWM_ADCTCTL0_CPTRGEN1_Pos)7PWM_ADCTCTL0_CDTRGEN1_Pos (10)7PWM_ADCTCTL0_CDTRGEN1_Msk (0x1ul << PWM_ADCTCTL0_CDTRGEN1_Pos)¡7PWM_ADCTCTL0_ZPTRGEN1_Pos (11)¢7PWM_ADCTCTL0_ZPTRGEN1_Msk (0x1ul << PWM_ADCTCTL0_ZPTRGEN1_Pos)¤7PWM_ADCTCTL0_CUTRGEN2_Pos (16)¥7PWM_ADCTCTL0_CUTRGEN2_Msk (0x1ul << PWM_ADCTCTL0_CUTRGEN2_Pos)§7PWM_ADCTCTL0_CPTRGEN2_Pos (17)¨7PWM_ADCTCTL0_CPTRGEN2_Msk (0x1ul << PWM_ADCTCTL0_CPTRGEN2_Pos)ª7PWM_ADCTCTL0_CDTRGEN2_Pos (18)«7PWM_ADCTCTL0_CDTRGEN2_Msk (0x1ul << PWM_ADCTCTL0_CDTRGEN2_Pos)7PWM_ADCTCTL0_ZPTRGEN2_Pos (19)®7PWM_ADCTCTL0_ZPTRGEN2_Msk (0x1ul << PWM_ADCTCTL0_ZPTRGEN2_Pos)°7PWM_ADCTCTL0_CUTRGEN3_Pos (24)±7PWM_ADCTCTL0_CUTRGEN3_Msk (0x1ul << PWM_ADCTCTL0_CUTRGEN3_Pos)³7PWM_ADCTCTL0_CPTRGEN3_Pos (25)´7PWM_ADCTCTL0_CPTRGEN3_Msk (0x1ul << PWM_ADCTCTL0_CPTRGEN3_Pos)¶7PWM_ADCTCTL0_CDTRGEN3_Pos (26)·7PWM_ADCTCTL0_CDTRGEN3_Msk (0x1ul << PWM_ADCTCTL0_CDTRGEN3_Pos)¹7PWM_ADCTCTL0_ZPTRGEN3_Pos (27)º7PWM_ADCTCTL0_ZPTRGEN3_Msk (0x1ul << PWM_ADCTCTL0_ZPTRGEN3_Pos)¼7PWM_ADCTCTL1_CUTRGEN4_Pos (0)½7PWM_ADCTCTL1_CUTRGEN4_Msk (0x1ul << PWM_ADCTCTL1_CUTRGEN4_Pos)¿7PWM_ADCTCTL1_CPTRGEN4_Pos (1)À7PWM_ADCTCTL1_CPTRGEN4_Msk (0x1ul << PWM_ADCTCTL1_CPTRGEN4_Pos)Â7PWM_ADCTCTL1_CDTRGEN4_Pos (2)Ã7PWM_ADCTCTL1_CDTRGEN4_Msk (0x1ul << PWM_ADCTCTL1_CDTRGEN4_Pos)Å7PWM_ADCTCTL1_ZPTRGEN4_Pos (3)Æ7PWM_ADCTCTL1_ZPTRGEN4_Msk (0x1ul << PWM_ADCTCTL1_ZPTRGEN4_Pos)È7PWM_ADCTCTL1_CUTRGEN5_Pos (8)É7PWM_ADCTCTL1_CUTRGEN5_Msk (0x1ul << PWM_ADCTCTL1_CUTRGEN5_Pos)Ë7PWM_ADCTCTL1_CPTRGEN5_Pos (9)Ì7PWM_ADCTCTL1_CPTRGEN5_Msk (0x1ul << PWM_ADCTCTL1_CPTRGEN5_Pos)Î7PWM_ADCTCTL1_CDTRGEN5_Pos (10)Ï7PWM_ADCTCTL1_CDTRGEN5_Msk (0x1ul << PWM_ADCTCTL1_CDTRGEN5_Pos)Ñ7PWM_ADCTCTL1_ZPTRGEN5_Pos (11)Ò7PWM_ADCTCTL1_ZPTRGEN5_Msk (0x1ul << PWM_ADCTCTL1_ZPTRGEN5_Pos)Ô7PWM_ADCTCTL1_CUTRGEN6_Pos (16)Õ7PWM_ADCTCTL1_CUTRGEN6_Msk (0x1ul << PWM_ADCTCTL1_CUTRGEN2_Pos)×7PWM_ADCTCTL1_CPTRGEN6_Pos (17)Ø7PWM_ADCTCTL1_CPTRGEN6_Msk (0x1ul << PWM_ADCTCTL1_CPTRGEN2_Pos)Ú7PWM_ADCTCTL1_CDTRGEN6_Pos (18)Û7PWM_ADCTCTL1_CDTRGEN6_Msk (0x1ul << PWM_ADCTCTL1_CDTRGEN2_Pos)Ý7PWM_ADCTCTL1_ZPTRGEN6_Pos (19)Þ7PWM_ADCTCTL1_ZPTRGEN6_Msk (0x1ul << PWM_ADCTCTL1_ZPTRGEN2_Pos)à7PWM_ADCTCTL1_CUTRGEN7_Pos (24)á7PWM_ADCTCTL1_CUTRGEN7_Msk (0x1ul << PWM_ADCTCTL1_CUTRGEN7_Pos)ã7PWM_ADCTCTL1_CPTRGEN7_Pos (25)ä7PWM_ADCTCTL1_CPTRGEN7_Msk (0x1ul << PWM_ADCTCTL1_CPTRGEN7_Pos)æ7PWM_ADCTCTL1_CDTRGEN7_Pos (26)ç7PWM_ADCTCTL1_CDTRGEN7_Msk (0x1ul << PWM_ADCTCTL1_CDTRGEN7_Pos)é7PWM_ADCTCTL1_ZPTRGEN7_Pos (27)ê7PWM_ADCTCTL1_ZPTRGEN7_Msk (0x1ul << PWM_ADCTCTL1_ZPTRGEN7_Pos)ì7PWM_ADCTSTS0_CUTRGF0_Pos (0)í7PWM_ADCTSTS0_CUTRGF0_Msk (0x1ul << PWM_ADCTSTS0_CUTRGF0_Pos)ï7PWM_ADCTSTS0_CPTRGF0_Pos (1)ð7PWM_ADCTSTS0_CPTRGF0_Msk (0x1ul << PWM_ADCTSTS0_CPTRGF0_Pos)ò7PWM_ADCTSTS0_CDTRGF0_Pos (2)ó7PWM_ADCTSTS0_CDTRGF0_Msk (0x1ul << PWM_ADCTSTS0_CDTRGF0_Pos)õ7PWM_ADCTSTS0_ZPTRGF0_Pos (3)ö7PWM_ADCTSTS0_ZPTRGF0_Msk (0x1ul << PWM_ADCTSTS0_ZPTRGF0_Pos)ø7PWM_ADCTSTS0_CUTRGF1_Pos (8)ù7PWM_ADCTSTS0_CUTRGF1_Msk (0x1ul << PWM_ADCTSTS0_CUTRGF1_Pos)û7PWM_ADCTSTS0_CPTRGF1_Pos (9)ü7PWM_ADCTSTS0_CPTRGF1_Msk (0x1ul << PWM_ADCTSTS0_CPTRGF1_Pos)þ7PWM_ADCTSTS0_CDTRGF1_Pos (10)ÿ7PWM_ADCTSTS0_CDTRGF1_Msk (0x1ul << PWM_ADCTSTS0_CDTRGF1_Pos)8PWM_ADCTSTS0_ZPTRGF1_Pos (11)8PWM_ADCTSTS0_ZPTRGF1_Msk (0x1ul << PWM_ADCTSTS0_ZPTRGF1_Pos)8PWM_ADCTSTS0_CUTRGF2_Pos (16)8PWM_ADCTSTS0_CUTRGF2_Msk (0x1ul << PWM_ADCTSTS0_CUTRGF2_Pos)8PWM_ADCTSTS0_CPTRGF2_Pos (17)8PWM_ADCTSTS0_CPTRGF2_Msk (0x1ul << PWM_ADCTSTS0_CPTRGF2_Pos)8PWM_ADCTSTS0_CDTRGF2_Pos (18)8PWM_ADCTSTS0_CDTRGF2_Msk (0x1ul << PWM_ADCTSTS0_CDTRGF2_Pos)8PWM_ADCTSTS0_ZPTRGF2_Pos (19)8PWM_ADCTSTS0_ZPTRGF2_Msk (0x1ul << PWM_ADCTSTS0_ZPTRGF2_Pos)8PWM_ADCTSTS0_CUTRGF3_Pos (24)8PWM_ADCTSTS0_CUTRGF3_Msk (0x1ul << PWM_ADCTSTS0_CUTRGF3_Pos)8PWM_ADCTSTS0_CPTRGF3_Pos (25)8PWM_ADCTSTS0_CPTRGF3_Msk (0x1ul << PWM_ADCTSTS0_CPTRGF3_Pos)8PWM_ADCTSTS0_CDTRGF3_Pos (26)8PWM_ADCTSTS0_CDTRGF3_Msk (0x1ul << PWM_ADCTSTS0_CDTRGF3_Pos)8PWM_ADCTSTS0_ZPTRGF3_Pos (27)8PWM_ADCTSTS0_ZPTRGF3_Msk (0x1ul << PWM_ADCTSTS0_ZPTRGF3_Pos)8PWM_ADCTSTS1_CUTRGF4_Pos (0)8PWM_ADCTSTS1_CUTRGF4_Msk (0x1ul << PWM_ADCTSTS1_CUTRGF4_Pos)8PWM_ADCTSTS1_CPTRGF4_Pos (1) 8PWM_ADCTSTS1_CPTRGF4_Msk (0x1ul << PWM_ADCTSTS1_CPTRGF4_Pos)¢8PWM_ADCTSTS1_CDTRGF4_Pos (2)£8PWM_ADCTSTS1_CDTRGF4_Msk (0x1ul << PWM_ADCTSTS1_CDTRGF4_Pos)¥8PWM_ADCTSTS1_ZPTRGF4_Pos (3)¦8PWM_ADCTSTS1_ZPTRGF4_Msk (0x1ul << PWM_ADCTSTS1_ZPTRGF4_Pos)¨8PWM_ADCTSTS1_CUTRGF5_Pos (8)©8PWM_ADCTSTS1_CUTRGF5_Msk (0x1ul << PWM_ADCTSTS1_CUTRGF5_Pos)«8PWM_ADCTSTS1_CPTRGF5_Pos (9)¬8PWM_ADCTSTS1_CPTRGF5_Msk (0x1ul << PWM_ADCTSTS1_CPTRGF5_Pos)®8PWM_ADCTSTS1_CDTRGF5_Pos (10)¯8PWM_ADCTSTS1_CDTRGF5_Msk (0x1ul << PWM_ADCTSTS1_CDTRGF5_Pos)±8PWM_ADCTSTS1_ZPTRGF5_Pos (11)²8PWM_ADCTSTS1_ZPTRGF5_Msk (0x1ul << PWM_ADCTSTS1_ZPTRGF5_Pos)µ8PWM_ADCTSTS1_CUTRGF6_Pos (16)¶8PWM_ADCTSTS1_CUTRGF6_Msk (0x1ul << PWM_ADCTSTS7_CUTRGF6_Pos)¸8PWM_ADCTSTS1_CPTRGF6_Pos (17)¹8PWM_ADCTSTS1_CPTRGF6_Msk (0x1ul << PWM_ADCTSTS7_CPTRGF6_Pos)»8PWM_ADCTSTS1_CDTRGF6_Pos (18)¼8PWM_ADCTSTS1_CDTRGF6_Msk (0x1ul << PWM_ADCTSTS7_CDTRGF6_Pos)¾8PWM_ADCTSTS1_ZPTRGF6_Pos (19)¿8PWM_ADCTSTS1_ZPTRGF6_Msk (0x1ul << PWM_ADCTSTS7_ZPTRGF6_Pos)Á8PWM_ADCTSTS1_CUTRGF7_Pos (24)Â8PWM_ADCTSTS1_CUTRGF7_Msk (0x1ul << PWM_ADCTSTS7_CUTRGF7_Pos)Ä8PWM_ADCTSTS1_CPTRGF7_Pos (25)Å8PWM_ADCTSTS1_CPTRGF7_Msk (0x1ul << PWM_ADCTSTS7_CPTRGF7_Pos)Ç8PWM_ADCTSTS1_CDTRGF7_Pos (26)È8PWM_ADCTSTS1_CDTRGF7_Msk (0x1ul << PWM_ADCTSTS7_CDTRGF7_Pos)Ê8PWM_ADCTSTS1_ZPTRGF7_Pos (27)Ë8PWM_ADCTSTS1_ZPTRGF7_Msk (0x1ul << PWM_ADCTSTS7_ZPTRGF7_Pos)Í8PWM_PCACTL_PCAEN_Pos (0)Î8PWM_PCACTL_PCAEN_Msk (0x1ul << PWM_PCACTL_PCAEN_Pos)÷8FLCTL_CTL_BYTES_NUM_R_Pos (8)ø8FLCTL_CTL_BYTES_NUM_R_Msk (0xFFFFFFul << FLCTL_CTL_BYTES_NUM_R_Pos)ù8FLCTL_CTL_BYTES_NUM_W_Pos (0)ú8FLCTL_CTL_BYTES_NUM_W_Msk (0x7ul << FLCTL_CTL_BYTES_NUM_W_Pos)ý8FLCTL_TRIG_TRG_Pos (0)þ8FLCTL_TRIG_TRG_Msk (0x1ul << FLCTL_TRIG_TRG_Pos)9FLCTL_CONFIG_FLASH_CAP_Pos (3)9FLCTL_CONFIG_FLASH_CAP_Msk (0x7ul << FLCTL_CONFIG_FLASH_CAP_Pos)9FLCTL_CONFIG_TX_ADDR_TRANS_Pos (2)9FLCTL_CONFIG_TX_ADDR_TRANS_Msk (0x1ul << FLCTL_CONFIG_TX_ADDR_TRANS_Pos)9FLCTL_CONFIG_INFO_EN_Pos (1)9FLCTL_CONFIG_INFO_EN_Msk (0x1ul << FLCTL_CONFIG_INFO_EN_Pos)9FLCTL_CONFIG_PP_ACTIVE_Pos (0)9FLCTL_CONFIG_PP_ACTIVE_Msk (0x1ul << FLCTL_CONFIG_PP_ACTIVE_Pos)9FLCTL_W_DATA_Pos (0)9FLCTL_W_DATA_Msk (0xFFul << FLCTL_W_DATA_Pos)9FLCTL_X_MODE_TIMEOUT_CNT_Pos (26)9FLCTL_X_MODE_TIMEOUT_CNT_Msk (0x3Ful << FLCTL_X_MODE_TIMEOUT_CNT_Pos)9FLCTL_X_MODE_RESUME_EN_Pos (25)9FLCTL_X_MODE_RESUME_EN_Msk (0x1ul << FLCTL_X_MODE_RESUME_EN_Pos)9FLCTL_X_MODE_SUS_SUCCESS_Pos (24)9FLCTL_X_MODE_SUS_SUCCESS_Msk (0x1ul << FLCTL_X_MODE_SUS_SUCCESS_Pos)9FLCTL_X_MODE_CLK_DLY_Pos (21)9FLCTL_X_MODE_CLK_DLY_Msk (0x7ul << FLCTL_X_MODE_CLK_DLY_Pos)9FLCTL_X_MODE_RX_NEG_Pos (20)9FLCTL_X_MODE_RX_NEG_Msk (0x1ul << FLCTL_X_MODE_RX_NEG_Pos)9FLCTL_X_MODE_CRC32_EN_Pos (19)9FLCTL_X_MODE_CRC32_EN_Msk (0x1ul << FLCTL_X_MODE_CRC32_EN_Pos)9FLCTL_X_MODE_ENHANCE_MODE_Pos (18)9FLCTL_X_MODE_ENHANCE_MODE_Msk (0x1ul << FLCTL_X_MODE_ENHANCE_MODE_Pos)9FLCTL_X_MODE_LONG_TIME_OP_Pos (17)9FLCTL_X_MODE_LONG_TIME_OP_Msk (0x1ul << FLCTL_X_MODE_LONG_TIME_OP_Pos) 9FLCTL_X_MODE_EN_BURST_WRAP_Pos (16)¡9FLCTL_X_MODE_EN_BURST_WRAP_Msk (0x1ul << FLCTL_X_MODE_EN_BURST_WRAP_Pos)¢9FLCTL_X_MODE_CS_IDLE_CYCLE_Pos (8)£9FLCTL_X_MODE_CS_IDLE_CYCLE_Msk (0xFFul << FLCTL_X_MODE_CS_IDLE_CYCLE_Pos)¤9FLCTL_X_MODE_X_MODE_Pos (0)¥9FLCTL_X_MODE_X_MODE_Msk (0x3ul << FLCTL_X_MODE_X_MODE_Pos)¨9FLCTL_X2_CMD_Pos (0)©9FLCTL_X2_CMD_Msk (0xFFul << FLCTL_X2_CMD_Pos)¬9FLCTL_X4_CMD_Pos (0)9FLCTL_X4_CMD_Msk (0xFFul << FLCTL_X4_CMD_Pos)°9FLCTL_DP_CMD_Pos (0)±9FLCTL_DP_CMD_Msk (0xFFul << FLCTL_DP_CMD_Pos)´9FLCTL_RDP_CMD_Pos (0)µ9FLCTL_RDP_CMD_Msk (0xFFul << FLCTL_RDP_CMD_Pos)¸9FLCTL_REMAP_ADDR_Pos (0)¹9FLCTL_REMAP_ADDR_Msk (0xFFul << FLCTL_REMAP_ADDR_Pos)¼9FLCTL_DP_CTL_RDP_WT_CNT_Pos (16)½9FLCTL_DP_CTL_RDP_WT_CNT_Msk (0xFFFFul << FLCTL_DP_CTL_RDP_WT_CNT_Pos)¾9FLCTL_DP_CTL_DP_WT_CNT_Pos (4)¿9FLCTL_DP_CTL_DP_WT_CNT_Msk (0xFFFul << FLCTL_DP_CTL_DP_WT_CNT_Pos)À9FLCTL_DP_CTL_DP_EN_Pos (0)Á9FLCTL_DP_CTL_DP_EN_Msk (0x1ul << FLCTL_DP_CTL_DP_EN_Pos)Ä9FLCTL_PROGRAM_SUS_CMD_Pos (24)Å9FLCTL_PROGRAM_SUS_CMD_Msk (0xFFul << FLCTL_PROGRAM_SUS_CMD_Pos)Æ9FLCTL_PROGRAM_RESUME_CMD_Pos (16)Ç9FLCTL_PROGRAM_RESUME_CMD_Msk (0xFFul << FLCTL_PROGRAM_RESUME_CMD_Pos)È9FLCTL_ERASE_SUS_CMD_Pos (8)É9FLCTL_ERASE_SUS_CMD_Msk (0xFFul << FLCTL_ERASE_SUS_CMD_Pos)Ê9FLCTL_ERASE_RESUME_CMD_Pos (0)Ë9FLCTL_ERASE_RESUME_CMD_Msk (0xFFul << FLCTL_ERASE_RESUME_CMD_Pos)ò9SPI_CR0_SCR_Pos (8)ó9SPI_CR0_SCR_Msk (0xFFul << SPI_CR0_SCR_Pos)õ9SPI_CR0_SPH_Pos (7)ö9SPI_CR0_SPH_Msk (0x1ul << SPI_CR0_SPH_Pos)ø9SPI_CR0_SPO_Pos (6)ù9SPI_CR0_SPO_Msk (0x1ul << SPI_CR0_SPO_Pos)û9SPI_CR0_FRF_Pos (4)ü9SPI_CR0_FRF_Msk (0x3ul << SPI_CR0_FRF_Pos)þ9SPI_CR0_DSS_Pos (0)ÿ9SPI_CR0_DSS_Msk (0xFul << SPI_CR0_DSS_Pos):SPI_CR1_SPI_MODE_SEL_Pos (10):SPI_CR1_SPI_MODE_SEL_Msk (0x1ul << SPI_CR1_SPI_MODE_SEL_Pos):SPI_CR1_CMD_DAT_EN_Pos (9):SPI_CR1_CMD_DAT_EN_Msk (0x1ul << SPI_CR1_CMD_DAT_EN_Pos):SPI_CR1_CMD_DAT_CTRL_Pos (8):SPI_CR1_CMD_DAT_CTRL_Msk (0x1ul << SPI_CR1_CMD_DAT_CTRL_Pos):SPI_CR1_WR_CTRL_Pos (7):SPI_CR1_WR_CTRL_Msk (0x1ul << SPI_CR1_WR_CTRL_Pos):SPI_CR1_RX_LSB_EN_Pos (5):SPI_CR1_RX_LSB_EN_Msk (0x1ul << SPI_CR1_RX_LSB_EN_Pos):SPI_CR1_TX_LSB_EN_Pos (4):SPI_CR1_TX_LSB_EN_Msk (0x1ul << SPI_CR1_TX_LSB_EN_Pos):SPI_CR1_SOD_Pos (3):SPI_CR1_SOD_Msk (0x1ul << SPI_CR1_SOD_Pos):SPI_CR1_MS_Pos (2):SPI_CR1_MS_Msk (0x1ul << SPI_CR1_MS_Pos):SPI_CR1_SSE_Pos (1):SPI_CR1_SSE_Msk (0x1ul << SPI_CR1_SSE_Pos):SPI_CR1_LBM_Pos (0):SPI_CR1_LBM_Msk (0x1ul << SPI_CR1_LBM_Pos):SPI_DR_Pos (0):SPI_DR_Msk (0xFFul << SPI_DR_Pos) :SPI_SR_BUSY_Pos (4)¡:SPI_SR_BUSY_Msk (0x1ul << SPI_SR_BUSY_Pos)£:SPI_SR_RFF_Pos (3)¤:SPI_SR_RFF_Msk (0x1ul << SPI_SR_RFF_Pos)¦:SPI_SR_RFNE_Pos (2)§:SPI_SR_RFNE_Msk (0x1ul << SPI_SR_RFNE_Pos)©:SPI_SR_TFNF_Pos (1)ª:SPI_SR_TFNF_Msk (0x1ul << SPI_SR_TFNF_Pos)¬:SPI_SR_TFE_Pos (0):SPI_SR_TFE_Msk (0x1ul << SPI_SR_TFE_Pos)°:SPI_CPSR_DIV_Pos (0)±:SPI_CPSR_DIV_Msk (0xFul << SPI_CPSR_DIV_Pos)´:SPI_IMSC_TXIM_Pos (3)µ:SPI_IMSC_TXIM_Msk (0x1ul << SPI_IMSC_TXIM_Pos)·:SPI_IMSC_RXIM_Pos (2)¸:SPI_IMSC_RXIM_Msk (0x1ul << SPI_IMSC_RXIM_Pos)º:SPI_IMSC_RTIM_Pos (1)»:SPI_IMSC_RTIM_Msk (0x1ul << SPI_IMSC_RTIM_Pos)¾:SPI_RIS_TXIS_Pos (3)¿:SPI_RIS_TXIS_Msk (0x1ul << SPI_RIS_TXIS_Pos)Á:SPI_RIS_RXIS_Pos (2)Â:SPI_RIS_RXIS_Msk (0x1ul << SPI_RIS_RXIS_Pos)Ä:SPI_RIS_RTIS_Pos (1)Å:SPI_RIS_RTIS_Msk (0x1ul << SPI_RIS_RTIS_Pos)Ç:SPI_RIS_RORIS_Pos (0)È:SPI_RIS_RORIS_Msk (0x1ul << SPI_RIS_RORIS_Pos)Ê:SPI_MIS_TXMIS_Pos (3)Ë:SPI_MIS_TXMIS_Msk (0x1ul << SPI_MIS_TXMIS_Pos)Í:SPI_MIS_RXMIS_Pos (2)Î:SPI_MIS_RXMIS_Msk (0x1ul << SPI_MIS_RXMIS_Pos)Ð:SPI_MIS_RTMIS_Pos (1)Ñ:SPI_MIS_RTMIS_Msk (0x1ul << SPI_MIS_RTMIS_Pos)Ó:SPI_MIS_RORMIS_Pos (0)Ô:SPI_MIS_RORMIS_Msk (0x1ul << SPI_MIS_RORMIS_Pos)×:SPI_ICR_RTICR_Pos (1)Ø:SPI_ICR_RTICR_Msk (0x1ul << SPI_ICR_RTICR_Pos)Ú:SPI_ICR_RORICR_Pos (0)Û:SPI_ICR_RORICR_Msk (0x1ul << SPI_ICR_RORICR_Pos)Þ:SPI_DMACR_TDMAE_Pos (1)ß:SPI_DMACR_TDMAE_Msk (0x1ul << SPI_DMACR_TDMAE_Pos)á:SPI_DMACR_RDMAE_Pos (0)â:SPI_DMACR_RDMAE_Msk (0x1ul << SPI_DMACR_RDMAE_Pos)>UART_RBR_MSB9_Pos (8)>UART_RBR_MSB9_Msk (0x1ul << UART_RBR_MSB9_Pos)>UART_RBR_DAT_Pos (0)>UART_RBR_DAT_Msk (0xfful << UART_RBR_DAT_Pos)>UART_THR_MSB9_Pos (8)>UART_THR_MSB9_Msk (0x1ul << UART_THR_MSB9_Pos)>UART_THR_DAT_Pos (0)>UART_THR_DAT_Msk (0xfful << UART_THR_DAT_Pos) >UART_DLH_Pos (0)¡>UART_DLH_Msk (0xfful << UART_DLH_Pos)£>UART_DLL_Pos (0)¤>UART_DLL_Msk (0xfful << UART_DLL_Pos)¦>UART_IER_EPTI_Pos (7)§>UART_IER_EPTI_Msk (0x1ul << UART_IER_EPTI_Pos)©>UART_IER_EMSI_Pos (3)ª>UART_IER_EMSI_Msk (0x1ul << UART_IER_EMSI_Pos)«>UART_IER_ERLSI_Pos (2)¬>UART_IER_ERLSI_Msk (0x1ul << UART_IER_ERLSI_Pos)>UART_IER_ETHREI_Pos (1)®>UART_IER_ETHREI_Msk (0x1ul << UART_IER_ETHREI_Pos)¯>UART_IER_ERDAI_Pos (0)°>UART_IER_ERDAI_Msk (0x1ul << UART_IER_ERDAI_Pos)²>UART_IER_ALL_IRQ_Pos (0)³>UART_IER_ALL_IRQ_Msk (0xful << UART_IER_ALL_IRQ_Pos)µ>UART_IIR_FIFOSE_Pos (6)¶>UART_IIR_FIFOSE_Msk (0x3ul << UART_IIR_FIFOSE_Pos)¸>UART_IIR_IID_Pos (0)¹>UART_IIR_IID_Msk (0xful << UART_IIR_IID_Pos)¼>UART_FCR_RT_Pos (6)½>UART_FCR_RT_Msk (0x3ul << UART_FCR_RT_Pos)¾>UART_FCR_TET_Pos (4)¿>UART_FCR_TET_Msk (0x3ul << UART_FCR_TET_Pos)À>UART_FCR_DMAM_Pos (3)Á>UART_FCR_DMAM_Msk (0x1ul << UART_FCR_DMAM_Pos)Â>UART_FCR_XFIFOR_Pos (2)Ã>UART_FCR_XFIFOR_Msk (0x1ul << UART_FCR_XFIFOR_Pos)Ä>UART_FCR_RFIFOR_Pos (1)Å>UART_FCR_RFIFOR_Msk (0x1ul << UART_FCR_RFIFOR_Pos)Æ>UART_FCR_FIFOE_Pos (0)Ç>UART_FCR_FIFOE_Msk (0x1ul << UART_FCR_FIFOE_Pos)Ê>UART_LCR_DLAB_Pos (7)Ë>UART_LCR_DLAB_Msk (0x1ul << UART_LCR_DLAB_Pos)Ì>UART_LCR_BC_Pos (6)Í>UART_LCR_BC_Msk (0x1ul << UART_LCR_BC_Pos)Î>UART_LCR_SP_Pos (5)Ï>UART_LCR_SP_Msk (0x1ul << UART_LCR_SP_Pos)Ð>UART_LCR_EPS_Pos (4)Ñ>UART_LCR_EPS_Msk (0x1ul << UART_LCR_EPS_Pos)Ò>UART_LCR_PEN_Pos (3)Ó>UART_LCR_PEN_Msk (0x1ul << UART_LCR_PEN_Pos)Ô>UART_LCR_STOP_Pos (2)Õ>UART_LCR_STOP_Msk (0x1ul << UART_LCR_STOP_Pos)Ö>UART_LCR_DLS_Pos (0)×>UART_LCR_DLS_Msk (0x3ul << UART_LCR_DLS_Pos)Ú>UART_MCR_SIRE_Pos (6)Û>UART_MCR_SIRE_Msk (0x1ul << UART_MCR_SIRE_Pos)Ü>UART_MCR_AFCE_Pos (5)Ý>UART_MCR_AFCE_Msk (0x1ul << UART_MCR_AFCE_Pos)Þ>UART_MCR_LB_Pos (4)ß>UART_MCR_LB_Msk (0x1ul << UART_MCR_LB_Pos)à>UART_MCR_OUT2_Pos (3)á>UART_MCR_OUT2_Msk (0x1ul << UART_MCR_OUT2_Pos)â>UART_MCR_OUT1_Pos (2)ã>UART_MCR_OUT1_Msk (0x1ul << UART_MCR_OUT1_Pos)ä>UART_MCR_RTS_Pos (1)å>UART_MCR_RTS_Msk (0x1ul << UART_MCR_RTS_Pos)æ>UART_MCR_DTR_Pos (0)ç>UART_MCR_DTR_Msk (0x1ul << UART_MCR_DTR_Pos)ê>UART_LSR_ADDR_RCVD_Pos (8)ë>UART_LSR_ADDR_RCVD_Msk (0x1ul << UART_LSR_ADDR_RCVD_Pos)ì>UART_LSR_RFE_Pos (7)í>UART_LSR_RFE_Msk (0x1ul << UART_LSR_RFE_Pos)î>UART_LSR_TEMT_Pos (6)ï>UART_LSR_TEMT_Msk (0x1ul << UART_LSR_TEMT_Pos)ð>UART_LSR_THRE_Pos (5)ñ>UART_LSR_THRE_Msk (0x1ul << UART_LSR_THRE_Pos)ò>UART_LSR_BI_Pos (4)ó>UART_LSR_BI_Msk (0x1ul << UART_LSR_BI_Pos)ô>UART_LSR_FE_Pos (3)õ>UART_LSR_FE_Msk (0x1ul << UART_LSR_FE_Pos)ö>UART_LSR_PE_Pos (2)÷>UART_LSR_PE_Msk (0x1ul << UART_LSR_PE_Pos)ø>UART_LSR_OE_Pos (1)ù>UART_LSR_OE_Msk (0x1ul << UART_LSR_OE_Pos)ú>UART_LSR_DR_Pos (0)û>UART_LSR_DR_Msk (0x1ul << UART_LSR_DR_Pos)ý>UART_LSR_LINE_STATUS_Pos (0)þ>UART_LSR_LINE_STATUS_Msk (0x1FFul << UART_LSR_LINE_STATUS_Pos)?UART_MSR_DCD_Pos (7)?UART_MSR_DCD_Msk (0x1ul << UART_MSR_DCD_Pos)?UART_MSR_RI_Pos (6)?UART_MSR_RI_Msk (0x1ul << UART_MSR_RI_Pos)?UART_MSR_DSR_Pos (5)?UART_MSR_DSR_Msk (0x1ul << UART_MSR_DSR_Pos)?UART_MSR_CTS_Pos (4)?UART_MSR_CTS_Msk (0x1ul << UART_MSR_CTS_Pos)?UART_MSR_DDCD_Pos (3)?UART_MSR_DDCD_Msk (0x1ul << UART_MSR_DDCD_Pos)?UART_MSR_TERI_Pos (2)?UART_MSR_TERI_Msk (0x1ul << UART_MSR_TERI_Pos)?UART_MSR_DDSR_Pos (1)?UART_MSR_DDSR_Msk (0x1ul << UART_MSR_DDSR_Pos)?UART_MSR_DCTS_Pos (0)?UART_MSR_DCTS_Msk (0x1ul << UART_MSR_DCTS_Pos)?UART_MSR_MODEM_STATUS_Pos (0)?UART_MSR_MODEM_STATUS_Msk (0xFFul << UART_MSR_MODEM_STATUS_Pos)?UART_SCR_Pos (0)?UART_SCR_Msk (0xFFFFFFFFul << UART_SCR_Pos)?UART_LPDLL_Pos (0)?UART_LPDLL_Msk (0xFFul << UART_LPDLL_Pos)?UART_LPDLH_Pos (0)?UART_LPDLH_Msk (0xFFul << UART_LPDLH_Pos)¢?UART_USR_RFF_Pos (4)£?UART_USR_RFF_Msk (0x1ul << UART_USR_RFF_Pos)¤?UART_USR_RFNE_Pos (3)¥?UART_USR_RFNE_Msk (0x1ul << UART_USR_RFNE_Pos)¦?UART_USR_TFE_Pos (2)§?UART_USR_TFE_Msk (0x1ul << UART_USR_TFE_Pos)¨?UART_USR_TFNF_Pos (1)©?UART_USR_TFNF_Msk (0x1ul << UART_USR_TFNF_Pos)¬?UART_TFL_Pos (0)?UART_TFL_Msk (0x1Ful << UART_TFL_Pos)°?UART_RFL_Pos (0)±?UART_RFL_Msk (0x1Ful << UART_RFL_Pos)´?UART_DMASA_Pos (0)µ?UART_DMASA_Msk (0x1ul << UART_DMASA_Pos)¸?UART_DLF_Pos (0)¹?UART_DLF_Msk (0xFul << UART_DLF_Pos)¼?UART_RAR_Pos (0)½?UART_RAR_Msk (0xFFul << UART_RAR_Pos)À?UART_TAR_Pos (0)Á?UART_TAR_Msk (0xFFul << UART_TAR_Pos)Æ?UART_LCR_EXT_TRANSMIT_MODE_Pos (3)Ç?UART_LCR_EXT_TRANSMIT_MODE_Msk (0x1ul << UART_LCR_EXT_TRANSMIT_MODE_Pos)È?UART_LCR_EXT_SEND_ADDR_Pos (2)É?UART_LCR_EXT_SEND_ADDR_Msk (0x1ul << UART_LCR_EXT_SEND_ADDR_Pos)Ê?UART_LCR_EXT_ADDR_MATCH_Pos (1)Ë?UART_LCR_EXT_ADDR_MATCH_Msk (0x1ul << UART_LCR_EXT_ADDR_MATCH_Pos)Ì?UART_LCR_EXT_DLS_E_Pos (0)Í?UART_LCR_EXT_DLS_E_Msk (0x1ul << UART_LCR_EXT_DLS_E_Pos)Ø?UART_DR_OE ((uint32_t)0x00000800)Ù?UART_DR_BE ((uint32_t)0x00000400)Ú?UART_DR_PE ((uint32_t)0x00000200)Û?UART_DR_FE ((uint32_t)0x00000100)Ü?UART_DR_DATA ((uint32_t)0x000000FF)à?UART_RSCR_OE ((uint32_t)0x00000008)á?UART_RSCR_BE ((uint32_t)0x00000004)â?UART_RSCR_PE ((uint32_t)0x00000002)ã?UART_RSCR_FE ((uint32_t)0x00000001)å?UART_RSCR_CLR_ERR ((uint32_t)0x000000ff)ê?UART_STATUS_RI ((uint32_t)0x00000100)ë?UART_STATUS_TXFE ((uint32_t)0x00000080)ì?UART_STATUS_RXFF ((uint32_t)0x00000040)í?UART_STATUS_TXFF ((uint32_t)0x00000020)î?UART_STATUS_RXFE ((uint32_t)0x00000010)ï?UART_STATUS_BUSY ((uint32_t)0x00000008)ð?UART_STATUS_DCD ((uint32_t)0x00000004)ñ?UART_STATUS_DSR ((uint32_t)0x00000002)ò?UART_STATUS_CTS ((uint32_t)0x00000001)õ?UART_IRDA_LP_DIV ((uint32_t)0x000000FF)ø?UART_BRD_IBRD ((uint32_t)0x0000FFFF)û?UART_BRD_FBRD ((uint32_t)0x0000003F)þ?UART_LC_CLEAR_MSK ((uint32_t)0x000000FF)@UART_LC_SPS ((uint32_t)0x00000080)@UART_LC_WLEN ((uint32_t)0x00000060)@UART_LC_FEN ((uint32_t)0x00000010)@UART_LC_STP2 ((uint32_t)0x00000008)@UART_LC_EPS ((uint32_t)0x00000004)@UART_LC_PEN ((uint32_t)0x00000002)@UART_LC_BRK ((uint32_t)0x00000001)@UART_CR_CLEAR_MSK ((uint32_t)0x0000FF87)@UART_CR_CTSEN ((uint32_t)0x00008000)@UART_CR_RTSEN ((uint32_t)0x00004000)@UART_CR_OUT2 ((uint32_t)0x00002000)@UART_CR_OUT1 ((uint32_t)0x00001000)@UART_CR_RTS ((uint32_t)0x00000800)@UART_CR_DTR ((uint32_t)0x00000400)@UART_CR_RXE ((uint32_t)0x00000200)@UART_CR_TXE ((uint32_t)0x00000100)@UART_CR_LBE ((uint32_t)0x00000080)@UART_CR_SIRLP ((uint32_t)0x00000004)@UART_CR_SIREN ((uint32_t)0x00000002)@UART_CR_UARTEN ((uint32_t)0x00000001)@UART_INT_FIFO_RXIFLSEL ((uint32_t)0x00000038)@UART_INT_FIFO_TXIFLSEL ((uint32_t)0x00000007)@UART_INT_MSK_OEIM ((uint32_t)0x00000400)@UART_INT_MSK_BEIM ((uint32_t)0x00000200)@UART_INT_MSK_PEIM ((uint32_t)0x00000100) @UART_INT_MSK_FEIM ((uint32_t)0x00000080)¡@UART_INT_MSK_RTIM ((uint32_t)0x00000040)¢@UART_INT_MSK_TXIM ((uint32_t)0x00000020)£@UART_INT_MSK_RXIM ((uint32_t)0x00000010)¤@UART_INT_MSK_DSRMIM ((uint32_t)0x00000008)¥@UART_INT_MSK_DCDMIM ((uint32_t)0x00000004)¦@UART_INT_MSK_CTSMIM ((uint32_t)0x00000002)§@UART_INT_MSK_RIMIM ((uint32_t)0x00000001)ª@UART_RAW_INT_MSK_OEIM ((uint32_t)0x00000400)«@UART_RAW_INT_MSK_BEIM ((uint32_t)0x00000200)¬@UART_RAW_INT_MSK_PEIM ((uint32_t)0x00000100)@UART_RAW_INT_MSK_FEIM ((uint32_t)0x00000080)®@UART_RAW_INT_MSK_RTIM ((uint32_t)0x00000040)¯@UART_RAW_INT_MSK_TXIM ((uint32_t)0x00000020)°@UART_RAW_INT_MSK_RXIM ((uint32_t)0x00000010)±@UART_RAW_INT_MSK_DSRMIM ((uint32_t)0x00000008)²@UART_RAW_INT_MSK_DCDMIM ((uint32_t)0x00000004)³@UART_RAW_INT_MSK_CTSMIM ((uint32_t)0x00000002)´@UART_RAW_INT_MSK_RIMIM ((uint32_t)0x00000001)·@UART_MASKED_INT_STAT_OEIM ((uint32_t)0x00000400)¸@UART_MASKED_INT_STAT_BEIM ((uint32_t)0x00000200)¹@UART_MASKED_INT_STAT_PEIM ((uint32_t)0x00000100)º@UART_MASKED_INT_STAT_FEIM ((uint32_t)0x00000080)»@UART_MASKED_INT_STAT_RTIM ((uint32_t)0x00000040)¼@UART_MASKED_INT_STAT_TXIM ((uint32_t)0x00000020)½@UART_MASKED_INT_STAT_RXIM ((uint32_t)0x00000010)¾@UART_MASKED_INT_STAT_DSRMIM ((uint32_t)0x00000008)¿@UART_MASKED_INT_STAT_DCDMIM ((uint32_t)0x00000004)À@UART_MASKED_INT_STAT_CTSMIM ((uint32_t)0x00000002)Á@UART_MASKED_INT_STAT_RIMIM ((uint32_t)0x00000001)Ä@UART_CLR_INT_OEIM ((uint32_t)0x00000400)Å@UART_CLR_INT_BEIM ((uint32_t)0x00000200)Æ@UART_CLR_INT_PEIM ((uint32_t)0x00000100)Ç@UART_CLR_INT_FEIM ((uint32_t)0x00000080)È@UART_CLR_INT_RTIM ((uint32_t)0x00000040)É@UART_CLR_INT_TXIM ((uint32_t)0x00000020)Ê@UART_CLR_INT_RXIM ((uint32_t)0x00000010)Ë@UART_CLR_INT_DSRMIM ((uint32_t)0x00000008)Ì@UART_CLR_INT_DCDMIM ((uint32_t)0x00000004)Í@UART_CLR_INT_CTSMIM ((uint32_t)0x00000002)Î@UART_CLR_INT_RIMIM ((uint32_t)0x00000001)Ñ@UART_DMA_CR_DMAONERR ((uint32_t)0x00000004)Ò@UART_DMA_CR_TXDMAE ((uint32_t)0x00000002)Ó@UART_DMA_CR_RXDMAE ((uint32_t)0x00000001)ÎADMAC_DMACFGREG_L_DMA_EN_Pos (0)ÏADMAC_DMACFGREG_L_DMA_EN_Msk (0x1ul << DMAC_DMACFGREG_L_DMA_EN_Pos)ÑADMAC_CHENREG_L_CH_EN_Pos(ch) (ch)ÒADMAC_CHENREG_L_CH_EN_Msk(ch) (0x1ul << DMAC_CHENREG_L_CH_EN_Pos(ch))ÔADMAC_CHENREG_L_CH_EN_ALL_Pos (0)ÕADMAC_CHENREG_L_CH_EN_ALL_Msk (0xfful << DMAC_CHENREG_L_CH_EN_ALL_Pos)×ADMAC_CHENREG_L_CH_EN_WE_Pos(ch) ((ch)+8)ØADMAC_CHENREG_L_CH_EN_WE_Msk(ch) (0x1ul << DMAC_CHENREG_L_CH_EN_WE_Pos(ch))ÚADMAC_CHENREG_L_CH_EN_WE_ALL_Pos (8)ÛADMAC_CHENREG_L_CH_EN_WE_ALL_Msk (0xfful << DMAC_CHENREG_L_CH_EN_WE_ALL_Pos)ÝADMAC_SAR_L_SAR_Pos (0)ÞADMAC_SAR_L_SAR_Msk (0xfffffffful << DMAC_SAR_L_SAR_Pos)àADMAC_DAR_L_DAR_Pos (0)áADMAC_DAR_L_DAR_Msk (0xfffffffful << DMAC_DAR_L_DAR_Pos)ãADMAC_CTL_L_INT_EN_Pos (0)äADMAC_CTL_L_INT_EN_Msk (0x1ul << DMAC_CTL_L_INT_EN_Pos)æADMAC_CTL_L_DST_TR_WIDTH_Pos (1)çADMAC_CTL_L_DST_TR_WIDTH_Msk (0x3ul << DMAC_CTL_L_DST_TR_WIDTH_Pos)éADMAC_CTL_L_SRC_TR_WIDTH_Pos (4)êADMAC_CTL_L_SRC_TR_WIDTH_Msk (0x3ul << DMAC_CTL_L_SRC_TR_WIDTH_Pos)ìADMAC_CTL_L_DINC_Pos (7)íADMAC_CTL_L_DINC_Msk (0x3ul << DMAC_CTL_L_DINC_Pos)ïADMAC_CTL_L_SINC_Pos (9)ðADMAC_CTL_L_SINC_Msk (0x3ul << DMAC_CTL_L_SINC_Pos)òADMAC_CTL_L_DEST_MSIZE_Pos (11)óADMAC_CTL_L_DEST_MSIZE_Msk (0x7ul << DMAC_CTL_L_DEST_MSIZE_Pos)õADMAC_CTL_L_SRC_MSIZE_Pos (14)öADMAC_CTL_L_SRC_MSIZE_Msk (0x7ul << DMAC_CTL_L_SRC_MSIZE_Pos)øADMAC_CTL_L_TT_FC_Pos (20)ùADMAC_CTL_L_TT_FC_Msk (0x7ul << DMAC_CTL_L_TT_FC_Pos)ûADMAC_CTL_H_BLOCK_TS_Pos (0)üADMAC_CTL_H_BLOCK_TS_Msk (0xffful << DMAC_CTL_H_BLOCK_TS_Pos)þADMAC_CTL_H_DONE_Pos (12)ÿADMAC_CTL_H_DONE_Msk (0x1ul << DMAC_CTL_H_DONE_Pos)BDMAC_CFG_L_CH_PRIOR_Pos (5)BDMAC_CFG_L_CH_PRIOR_Msk (0x7 << DMAC_CFG_L_CH_PRIOR_Pos)BDMAC_CFG_L_CH_SUSP_Pos (8)BDMAC_CFG_L_CH_SUSP_Msk (0x1ul << DMAC_CFG_L_CH_SUSP_Pos)BDMAC_CFG_L_FIFO_EMPTY_Pos (9)BDMAC_CFG_L_FIFO_EMPTY_Msk (0x1ul << DMAC_CFG_L_FIFO_EMPTY_Pos)BDMAC_CFG_L_HS_SEL_DST_Pos (10)BDMAC_CFG_L_HS_SEL_DST_Msk (0x1ul << DMAC_CFG_L_HS_SEL_DST_Pos)BDMAC_CFG_L_HS_SEL_SRC_Pos (11)BDMAC_CFG_L_HS_SEL_SRC_Msk (0x1ul << DMAC_CFG_L_HS_SEL_SRC_Pos)BDMAC_CFG_L_DST_HS_POL_Pos (18)BDMAC_CFG_L_DST_HS_POL_Msk (0x1ul << DMAC_CFG_L_DST_HS_POL_Pos)BDMAC_CFG_L_SRC_HS_POL_Pos (19)BDMAC_CFG_L_SRC_HS_POL_Msk (0x1ul << DMAC_CFG_L_SRC_HS_POL_Pos)BDMAC_CFG_H_FCMODE_Pos (0)BDMAC_CFG_H_FCMODE_Msk (0x1ul << DMAC_CFG_H_FCMODE_Pos)BDMAC_CFG_H_FIFO_MODE_Pos (1)BDMAC_CFG_H_FIFO_MODE_Msk (0x1ul << DMAC_CFG_H_FIFO_MODE_Pos)BDMAC_CFG_H_PROTCTL_Pos (2) BDMAC_CFG_H_PROTCTL_Msk (0x7ul << DMAC_CFG_H_PROTCTL_Pos)¢BDMAC_CFG_H_SRC_PER_Pos (7)£BDMAC_CFG_H_SRC_PER_Msk (0xful << DMAC_CFG_H_SRC_PER_Pos)¥BDMAC_CFG_H_DEST_PER_Pos (11)¦BDMAC_CFG_H_DEST_PER_Msk (0xful << DMAC_CFG_H_DEST_PER_Pos)¨BDMAC_INT_RAW_STAT_CLR_Pos(ch) (ch)©BDMAC_INT_RAW_STAT_CLR_Msk(ch) (0x1ul << DMAC_INT_RAW_STAT_CLR_Pos(ch))«BDMAC_INT_RAW_STAT_CLR_ALL_Pos (0)¬BDMAC_INT_RAW_STAT_CLR_ALL_Msk (0xfful << DMAC_INT_RAW_STAT_CLR_ALL_Pos)®BDMAC_INT_MASK_L_Pos(ch) (ch)¯BDMAC_INT_MASK_L_Msk(ch) (0x1ul << DMAC_INT_MASK_L_Pos(ch))±BDMAC_INT_MASK_L_ALL_Pos (0)²BDMAC_INT_MASK_L_ALL_Msk (0xfful << DMAC_INT_MASK_L_ALL_Pos)´BDMAC_INT_MASK_L_WE_Pos(ch) ((ch)+8)µBDMAC_INT_MASK_L_WE_Msk(ch) (0x1ul << DMAC_INT_MASK_L_WE_Pos(ch))·BDMAC_INT_MASK_L_WE_ALL_Pos (8)¸BDMAC_INT_MASK_L_WE_ALL_Msk (0xfful << DMAC_INT_MASK_L_WE_ALL_Pos)ºBDMAC_STATUSINT_L_TFR_Pos (0)»BDMAC_STATUSINT_L_TFR_Msk (0x1ul << DMAC_STATUSINT_L_TFR_Pos)½BDMAC_STATUSINT_L_BLOCK_Pos (1)¾BDMAC_STATUSINT_L_BLOCK_Msk (0x1ul << DMAC_STATUSINT_L_BLOCK_Pos)ÀBDMAC_STATUSINT_L_SRCTRAN_Pos (2)ÁBDMAC_STATUSINT_L_SRCTRAN_Msk (0x1ul << DMAC_STATUSINT_L_SRCTRAN_Pos)ÃBDMAC_STATUSINT_L_DSTTRAN_Pos (3)ÄBDMAC_STATUSINT_L_DSTTRAN_Msk (0x1ul << DMAC_STATUSINT_L_DSTTRAN_Pos)ÆBDMAC_STATUSINT_L_ERR_Pos (4)ÇBDMAC_STATUSINT_L_ERR_Msk (0x1ul << DMAC_STATUSINT_L_ERR_Pos)CI2C_CON_MASTER_MODE ((uint16_t)0x0001)CI2C_CON_SPEED ((uint16_t)0x0006)CI2C_CON_SPEED_0 ((uint16_t)0x0002)CI2C_CON_SPEED_1 ((uint16_t)0x0004)CI2C_CON_IC_10BITADDR_SLAVE ((uint16_t)0x0008)CI2C_CON_IC_10BITADDR_MASTER ((uint16_t)0x0010)CI2C_CON_IC_RESTART_EN ((uint16_t)0x0020)CI2C_CON_IC_SLAVE_DISABLE ((uint16_t)0x0040)CI2C_CON_STOP_DET_IFADDRESSED ((uint16_t)0x0080)CI2C_CON_TX_EMPTY_CTRL ((uint16_t)0x0100)CI2C_TAR_TAR ((uint16_t)0x03ff)CI2C_TAR_IC_TAR_0 ((uint16_t)0x0001)CI2C_TAR_IC_TAR_1 ((uint16_t)0x0002)CI2C_TAR_IC_TAR_2 ((uint16_t)0x0004)CI2C_TAR_IC_TAR_3 ((uint16_t)0x0008)CI2C_TAR_IC_TAR_4 ((uint16_t)0x0010)CI2C_TAR_IC_TAR_5 ((uint16_t)0x0020)CI2C_TAR_IC_TAR_6 ((uint16_t)0x0040)CI2C_TAR_IC_TAR_7 ((uint16_t)0x0080) CI2C_TAR_IC_TAR_8 ((uint16_t)0x0100)¡CI2C_TAR_IC_TAR_9 ((uint16_t)0x0200)£CI2C_TAR_GC_OR_START ((uint16_t)0x0400)¤CI2C_TAR_SPECIAL ((uint16_t)0x0800)¥CI2C_TAR_IC_10BITADDR_MASTER ((uint16_t)0x1000)¨CI2C_SAR_IC_SAR ((uint16_t)0x03ff)ªCI2C_HS_MADDR_IC_HS_MAR ((uint16_t)0x0007)¬CI2C_DATA_CMD_DAT ((uint16_t)0x00ff)CI2C_DATA_CMD_CMD_R ((uint16_t)0x0100)®CI2C_DATA_CMD_STOP ((uint16_t)0x0200)¯CI2C_DATA_CMD_RESTART ((uint16_t)0x0400)²CI2C_SS_SCL_HCNT ((uint16_t)0xffff)µCI2C_SS_SCL_LCNT ((uint16_t)0xffff)¸CI2C_FS_SCL_HCNT ((uint16_t)0xffff)»CI2C_FS_SCL_LCNT ((uint16_t)0xffff)¾CI2C_HS_SCL_HCNT ((uint16_t)0xffff)ÁCI2C_HS_SCL_LCNT ((uint16_t)0xffff)ÄCI2C_INTR_STAT_R_RX_UNDER ((uint16_t)0x0001)ÅCI2C_INTR_STAT_R_RX_OVER ((uint16_t)0x0002)ÆCI2C_INTR_STAT_R_RX_FULL ((uint16_t)0x0004)ÇCI2C_INTR_STAT_R_TX_OVER ((uint16_t)0x0008)ÈCI2C_INTR_STAT_R_TX_EMPTY ((uint16_t)0x0010)ÉCI2C_INTR_STAT_R_RD_REQ ((uint16_t)0x0020)ÊCI2C_INTR_STAT_R_TX_ABRT ((uint16_t)0x0040)ËCI2C_INTR_STAT_R_RX_DONE ((uint16_t)0x0080)ÌCI2C_INTR_STAT_R_ACTIVITY ((uint16_t)0x0100)ÍCI2C_INTR_STAT_R_STOP_DET ((uint16_t)0x0200)ÎCI2C_INTR_STAT_R_START_DET ((uint16_t)0x0400)ÏCI2C_INTR_STAT_R_GEN_CALL ((uint16_t)0x0800)ÐCI2C_INTR_STAT_R_RESTART_DET ((uint16_t)0x1000)ÑCI2C_INTR_STAT_R_MST_ON_HOLD ((uint16_t)0x2000)ÕCI2C_INTR_MASK_M_RX_UNDER ((uint16_t)0x0001)ÖCI2C_INTR_MASK_M_RX_OVER ((uint16_t)0x0002)×CI2C_INTR_MASK_M_RX_FULL ((uint16_t)0x0004)ØCI2C_INTR_MASK_M_TX_OVER ((uint16_t)0x0008)ÙCI2C_INTR_MASK_M_TX_EMPTY ((uint16_t)0x0010)ÚCI2C_INTR_MASK_M_RD_REQ ((uint16_t)0x0020)ÛCI2C_INTR_MASK_M_TX_ABRT ((uint16_t)0x0040)ÜCI2C_INTR_MASK_M_RX_DONE ((uint16_t)0x0080)ÝCI2C_INTR_MASK_M_ACTIVITY ((uint16_t)0x0100)ÞCI2C_INTR_MASK_M_STOP_DET ((uint16_t)0x0200)ßCI2C_INTR_MASK_M_START_DET ((uint16_t)0x0400)àCI2C_INTR_MASK_M_GEN_CALL ((uint16_t)0x0800)áCI2C_INTR_MASK_M_RESTART_DET ((uint16_t)0x1000)âCI2C_INTR_MASK_M_MST_ON_HOLD ((uint16_t)0x2000)åCI2C_RAW_INTR_STAT_RX_UNDER ((uint16_t)0x0001)æCI2C_RAW_INTR_STAT_RX_OVER ((uint16_t)0x0002)çCI2C_RAW_INTR_STAT_RX_FULL ((uint16_t)0x0004)èCI2C_RAW_INTR_STAT_TX_OVER ((uint16_t)0x0008)éCI2C_RAW_INTR_STAT_TX_EMPTY ((uint16_t)0x0010)êCI2C_RAW_INTR_STAT_RD_REQ ((uint16_t)0x0020)ëCI2C_RAW_INTR_STAT_TX_ABRT ((uint16_t)0x0040)ìCI2C_RAW_INTR_STAT_RX_DONE ((uint16_t)0x0080)íCI2C_RAW_INTR_STAT_ACTIVITY ((uint16_t)0x0100)îCI2C_RAW_INTR_STAT_STOP_DET ((uint16_t)0x0200)ïCI2C_RAW_INTR_STAT_START_DET ((uint16_t)0x0400)ðCI2C_RAW_INTR_STAT_GEN_CALL ((uint16_t)0x0800)ñCI2C_RAW_INTR_STAT_RESTART_DET ((uint16_t)0x1000)òCI2C_RAW_INTR_STAT_MST_ON_HOLD ((uint16_t)0x2000)õCI2C_RX_TL ((uint16_t)0x00ff)øCI2C_TX_TL ((uint16_t)0x00ff)ûCI2C_CLR_INTR ((uint16_t)0x0001)þCI2C_CLR_RX_UNDER ((uint16_t)0x0001)DI2C_CLR_RX_UNDER ((uint16_t)0x0001)DI2C_CLR_TX_OVER ((uint16_t)0x0001)DI2C_CLR_RD_REQ ((uint16_t)0x0001)DI2C_CLR_TX_ABORT ((uint16_t)0x0001)DI2C_CLR_RX_DONE ((uint16_t)0x0001)DI2C_CLR_ACTIVITY ((uint16_t)0x0001)DI2C_CLR_STOP_DET ((uint16_t)0x0001)DI2C_CLR_START_DET ((uint16_t)0x0001)DI2C_CLR_GEN_CALL ((uint16_t)0x0001)DI2C_CLR_RESTART_DET ((uint16_t)0x0001)DI2C_CLR_MST_ON_HOLD ((uint16_t)0x0001)¡DI2C_ENABLE_ENABLE ((uint16_t)0x0001)¢DI2C_ENABLE_ABORT ((uint16_t)0x0002)¤DI2C_STATUS_ACTIVITY ((uint16_t)0x0001)¥DI2C_STATUS_TFNF ((uint16_t)0x0002)¦DI2C_STATUS_TFE ((uint16_t)0x0004)§DI2C_STATUS_RFNE ((uint16_t)0x0008)¨DI2C_STATUS_RFE ((uint16_t)0x0010)©DI2C_STATUS_MST_ACTIVITY ((uint16_t)0x0020)ªDI2C_STATUS_SLV_ACTIVITY ((uint16_t)0x0040)DI2C_TXFLR ((uint32_t)0x0000000f)°DI2C_RXFLR ((uint32_t)0x0000000f)³DI2C_SDA_HOLD ((uint32_t)0x0000ffff)¶DI2C_TX_ABRT_SOURCE_7B_ADDR_NOACK ((uint32_t)0x00000001)·DI2C_TX_ABRT_SOURCE_10ADDR1_NOACK ((uint32_t)0x00000002)¸DI2C_TX_ABRT_SOURCE_10ADDR2_NOACK ((uint32_t)0x00000004)¹DI2C_TX_ABRT_SOURCE_TXDATA_NOACK ((uint32_t)0x00000008)ºDI2C_TX_ABRT_SOURCE_GCALL_NOACK ((uint32_t)0x00000010)»DI2C_TX_ABRT_SOURCE_GCALL_READ ((uint32_t)0x00000020)¼DI2C_TX_ABRT_SOURCE_HS_ACKDET ((uint32_t)0x00000040)½DI2C_TX_ABRT_SOURCE_SBYTE_ACKDET ((uint32_t)0x00000080)¾DI2C_TX_ABRT_SOURCE_HS_NORSTRT ((uint32_t)0x00000100)¿DI2C_TX_ABRT_SOURCE_SBYTE_NORSTRT ((uint32_t)0x00000200)ÀDI2C_TX_ABRT_SOURCE_10B_RD_NORSTRT ((uint32_t)0x00000400)ÁDI2C_TX_ABRT_SOURCE_MASTER_DIS ((uint32_t)0x00000800)ÂDI2C_TX_ABRT_SOURCE_ARB_LOST ((uint32_t)0x00001000)ÃDI2C_TX_ABRT_SOURCE_SLVFLUSH_TXFIFO ((uint32_t)0x00002000)ÄDI2C_TX_ABRT_SOURCE_SLV_ARBLOST ((uint32_t)0x00004000)ÅDI2C_TX_ABRT_SOURCE_SLVRD_INTX ((uint32_t)0x00008000)ÆDI2C_TX_ABRT_SOURCE_USER_ABRT ((uint32_t)0x00010000)ÈDI2C_TX_ABRT_SOURCE_TX_FLUSH_CNT ((uint32_t)0xff000000)ËDI2C_SLV_DATA_NACK_ONLY ((uint32_t)0x00000001)ÎDI2C_DMA_CR_RDMAE ((uint32_t)0x00000001)ÏDI2C_DMA_CR_TDMAE ((uint32_t)0x00000002)ÒDI2C_DMA_TDLR ((uint32_t)0x00000007)ÕDI2C_DMA_RDLR ((uint32_t)0x00000007)ØDI2C_SDA_SETUP ((uint32_t)0x000000ff)ÛDI2C_ACK_GENERAL_CALL ((uint32_t)0x00000001)ÞDI2C_ENABLE_STATUS_IC_EN ((uint32_t)0x00000001)ßDI2C_ENABLE_STATUS_SLV_RX_ABORTED ((uint32_t)0x00000002)àDI2C_ENABLE_STATUS_SLV_FIFO_FILLED_AND_FLUSHED ((uint32_t)0x00000004)ãDI2C_FS_SPKLEN ((uint32_t)0x0000000ff)æDI2C_HS_SPKLEN ((uint32_t)0x0000000ff)éDI2C_COMP_PARAM1_APB_DATA_WIDTH ((uint32_t)0x000000003)êDI2C_COMP_PARAM1_MAX_SPEED_MODE ((uint32_t)0x000000006)ëDI2C_COMP_PARAM1_HC_COUNT_VALUES ((uint32_t)0x000000010)ìDI2C_COMP_PARAM1_INTR_IO ((uint32_t)0x000000020)íDI2C_COMP_PARAM1_HAS_DMA ((uint32_t)0x000000040)îDI2C_COMP_PARAM1_ADD_ENCODED_PARAMS ((uint32_t)0x000000080)ïDI2C_COMP_PARAM1_RX_BUFFER_DEPTH ((uint32_t)0x00000ff00)ðDI2C_COMP_PARAM1_TX_BUFFER_DEPTH ((uint32_t)0x000ff0000)óDI2C_COMP_VERSION ((uint32_t)0xffffffffff)öDI2C_COMP_TYPE ((uint32_t)0xffffffffff)EANAC_LP_REG_SYNC_3V_Pos (0)EANAC_LP_REG_SYNC_3V_Msk (0x1ul << ANAC_LP_REG_SYNC_3V_Pos)EANAC_LP_REG_SYNC_3V_TRG_Pos (1)EANAC_LP_REG_SYNC_3V_TRG_Msk (0x1ul << ANAC_LP_REG_SYNC_3V_TRG_Pos)EANAC_FL_SLEEP_MODE_SEL_Pos (0)EANAC_FL_SLEEP_MODE_SEL_Msk (0x3ul << ANAC_FL_SLEEP_MODE_SEL_Pos)EANAC_FL_EXT_WAKEUP_SEL_Pos_3v (2)EANAC_FL_EXT_WAKEUP_SEL_Msk_3v (0x1ul << ANAC_FL_EXT_WAKEUP_SEL_Pos_3v)EANAC_FL_SLEEP_CNT_EN_Pos (3) EANAC_FL_SLEEP_CNT_EN_Msk (0x1ul << ANAC_FL_SLEEP_CNT_EN_Pos)¡EANAC_FL_CPU_RETENTION_EN_Pos (4)¢EANAC_FL_CPU_RETENTION_EN_Msk (0x1ul << ANAC_FL_CPU_RETENTION_EN_Pos)£EANAC_FL_LDO_ISOLATE_EN_Pos (5)¤EANAC_FL_LDO_ISOLATE_EN_Msk (0x1ul << ANAC_FL_LDO_ISOLATE_EN_Pos)¥EANAC_FL_RCL_GATE_EN_Pos (6)¦EANAC_FL_RCL_GATE_EN_Msk (0x1ul << ANAC_FL_RCL_GATE_EN_Pos)§EANAC_FL_PWR_CTL_EN_Pos (7)¨EANAC_FL_PWR_CTL_EN_Msk (0x1ul << ANAC_FL_PWR_CTL_EN_Pos)©EANAC_FL_FLASH_BP_EN_Pos (12)ªEANAC_FL_FLASH_BP_EN_Msk (0x1ul << ANAC_FL_FLASH_BP_EN_Pos)«EANAC_FL_FLASH_LP_EN_Pos (13)¬EANAC_FL_FLASH_LP_EN_Msk (0x1ul << ANAC_FL_FLASH_LP_EN_Pos)EANAC_FL_BUCK_BP_EN_Pos (14)®EANAC_FL_BUCK_BP_EN_Msk (0x1ul << ANAC_FL_BUCK_BP_EN_Pos)¯EANAC_FL_BUCK_EN_Pos (15)°EANAC_FL_BUCK_EN_Msk (0x1ul << ANAC_FL_BUCK_EN_Pos)±EANAC_FL_DPLL_EN_Pos (16)²EANAC_FL_DPLL_EN_Msk (0x1ul << ANAC_FL_DPLL_EN_Pos)³EANAC_FL_RCH_EN_Pos (17)´EANAC_FL_RCH_EN_Msk (0x1ul << ANAC_FL_RCH_EN_Pos)µEANAC_FL_XTH_EN_Pos (18)¶EANAC_FL_XTH_EN_Msk (0x1ul << ANAC_FL_XTH_EN_Pos)·EANAC_FL_XTAL32K_EN_Pos_3v (19)¸EANAC_FL_XTAL32K_EN_Msk_3v (0x1ul << ANAC_FL_XTAL32K_EN_Pos_3v)¹EANAC_FL_RC32K_EN_Pos_3v (20)ºEANAC_FL_RC32K_EN_Msk_3v (0x1ul << ANAC_FL_RC32K_EN_Pos_3v)»EANAC_FL_LDO_HP_EN_Pos (22)¼EANAC_FL_LDO_HP_EN_Msk (0x1ul << ANAC_FL_LDO_HP_EN_Pos)½EANAC_FL_PMU_EN_Pos (23)¾EANAC_FL_PMU_EN_Msk (0x1ul << ANAC_FL_PMU_EN_Pos)¿EANAC_SRAM0_POWER_CTL_Pos (24)ÀEANAC_SRAM0_POWER_CTL_Msk (0x1ul << ANAC_SRAM0_POWER_CTL_Pos)ÁEANAC_SRAM1_POWER_CTL_Pos (25)ÂEANAC_SRAM1_POWER_CTL_Msk (0x1ul << ANAC_SRAM1_POWER_CTL_Pos)ÃEANAC_CPU_POWER_CTL_Pos (26)ÄEANAC_CPU_POWER_CTL_Msk (0x1ul << ANAC_CPU_POWER_CTL_Pos)ÅEANAC_PHY_POWER_CTL_Pos (27)ÆEANAC_PHY_POWER_CTL_Msk (0x1ul << ANAC_PHY_POWER_CTL_Pos)ÇEANAC_LL_SRAM_POWER_CTL_Pos (28)ÈEANAC_LL_SRAM_POWER_CTL_Msk (0x1ul << ANAC_LL_SRAM_POWER_CTL_Pos)ÉEANAC_FLASH_POWER_CTL_Pos (29)ÊEANAC_FLASH_POWER_CTL_Msk (0x1ul << ANAC_FLASH_POWER_CTL_Pos)ËEANAC_LDO_POWER_CTL_Pos (30)ÌEANAC_LDO_POWER_CTL_Msk (0x1ul << ANAC_LDO_POWER_CTL_Pos)ÍEANAC_LDOL_POWER_CTL_Pos (31)ÎEANAC_LDOL_POWER_CTL_Msk (0x1ul << ANAC_LDOL_POWER_CTL_Pos)ÒEANAC_INT_LP_INT_EN_Pos (0)ÓEANAC_INT_LP_INT_EN_Msk (0x1ul << ANAC_INT_LP_INT_EN_Pos)ÔEANAC_INT_DP_FLAG_Pos (1)ÕEANAC_INT_DP_FLAG_Msk (0x1ul << ANAC_INT_DP_FLAG_Pos)ÖEANAC_INT_STANDBY_M1_FLAG_Pos (2)×EANAC_INT_STANDBY_M1_FLAG_Msk (0x1ul << ANAC_INT_STANDBY_M1_FLAG_Pos)ØEANAC_INT_STANDBY_M0_FLAG_Pos (3)ÙEANAC_INT_STANDBY_M0_FLAG_Msk (0x1ul << ANAC_INT_STANDBY_M0_FLAG_Pos)ÚEANAC_INT_SRAM_RET_FLAG_Pos (4)ÛEANAC_INT_SRAM_RET_FLAG_Msk (0x1ul << ANAC_INT_SRAM_RET_FLAG_Pos)ÜEANAC_INT_SLEEP_TMR_INT_EN_Pos (16)ÝEANAC_INT_SLEEP_TMR_INT_EN_Msk (0x1ul << ANAC_INT_SLEEP_TMR_INT_EN_Pos)ÞEANAC_INT_SLEEP_TMR0_Pos (17)ßEANAC_INT_SLEEP_TMR0_Msk (0x1ul << ANAC_INT_SLEEP_TMR0_Pos)àEANAC_INT_SLEEP_TMR1_Pos (18)áEANAC_INT_SLEEP_TMR1_Msk (0x1ul << ANAC_INT_SLEEP_TMR1_Pos)âEANAC_INT_SLEEP_TMR2_Pos (19)ãEANAC_INT_SLEEP_TMR2_Msk (0x1ul << ANAC_INT_SLEEP_TMR2_Pos)äEANAC_INT_SLEEP_TMR_WK_EN_Pos (20)åEANAC_INT_SLEEP_TMR_WK_EN_Msk (0x1ul << ANAC_INT_SLEEP_TMR_WK_EN_Pos)èEANAC_32KCLK_DLY_TIME_Pos (0)éEANAC_32KCLK_DLY_TIME_Msk (0x3FFul << ANAC_32KCLK_DLY_TIME_Pos)êEANAC_32KCLK_DLY_EN_Pos (10)ëEANAC_32KCLK_DLY_EN_Msk (0x1ul << ANAC_32KCLK_DLY_EN_Pos)ìEANAC_HPLDO_RDY_BYPASS_Pos (11)íEANAC_HPLDO_RDY_BYPASS_Msk (0x1ul << ANAC_HPLDO_RDY_BYPASS_Pos)îEANAC_LPLDOH_DLY_TIME_Pos_3v (16)ïEANAC_LPLDOH_DLY_TIME_Msk_3v (0x3FFul << ANAC_LPLDOH_DLY_TIME_Pos_3v)òEANAC_PTAT_CORE_EN_Pos (0)óEANAC_PTAT_CORE_EN_Msk (0x1ul << ANAC_PTAT_CORE_EN_Pos)ôEANAC_PTAT_TMP_TRIM_Pos (1)õEANAC_PTAT_TMP_TRIM_Msk (0x3ul << ANAC_PTAT_TMP_TRIM_Pos)öEANAC_PTAT_TRIM_Pos (3)÷EANAC_PTAT_TRIM_Msk (0x7ul << ANAC_PTAT_TRIM_Pos)øEANAC_PTAT_FLT_SHIFT_EN_Pos (6)ùEANAC_PTAT_FLT_SHIFT_EN_Msk (0x1ul << ANAC_PTAT_FLT_SHIFT_EN_Pos)úEANAC_PTAT_FLT_ACT_EN_Pos (7)ûEANAC_PTAT_FLT_ACT_EN_Msk (0x1ul << ANAC_PTAT_FLT_ACT_EN_Pos)üEANAC_POLY_EN_Pos (8)ýEANAC_POLY_EN_Msk (0x1ul << ANAC_POLY_EN_Pos)þEANAC_IPOLY_TRIM_Pos (16)ÿEANAC_IPOLY_TRIM_Msk (0x3ul << ANAC_IPOLY_TRIM_Pos)FANAC_HPLDO_EN_Pos (0)FANAC_HPLDO_EN_Msk (0x1ul << ANAC_HPLDO_EN_Pos)FANAC_HPLDO_BYPASS_Pos (2)FANAC_HPLDO_BYPASS_Msk (0x1ul << ANAC_HPLDO_BYPASS_Pos)FANAC_HPLDO_TRIM_Pos (3)FANAC_HPLDO_TRIM_Msk (0xFul << ANAC_HPLDO_TRIM_Pos)FANAC_HPLDO_SEL_Pos (9)FANAC_HPLDO_SEL_Msk (0x1ul << ANAC_HPLDO_SEL_Pos)FANAC_HPLDO_FLASHLDO_BP_Pos_3v (16)FANAC_HPLDO_FLASHLDO_BP_Msk_3v (0x1ul << ANAC_HPLDO_FLASHLDO_BP_Pos_3v)FANAC_HPLDO_FLASHLDO_EN_Pos_3v (17)FANAC_HPLDO_FLASHLDO_EN_Msk_3v (0x1ul << ANAC_HPLDO_FLASHLDO_EN_Pos_3v)FANAC_HPLDO_FLASHLDO_LP_EN_Pos (18)FANAC_HPLDO_FLASHLDO_LP_EN_Msk (0x1ul << ANAC_HPLDO_FLASHLDO_LP_EN_Pos)FANAC_HPLDO_FLASHLDO_CAP_SEL_Pos (19)FANAC_HPLDO_FLASHLDO_CAP_SEL_Msk (0x1ul << ANAC_HPLDO_FLASHLDO_CAP_SEL_Pos)FANAC_HPLDO_FLASHLDO_TRIM_Pos (20)FANAC_HPLDO_FLASHLDO_TRIM_Msk (0x7ul << ANAC_HPLDO_FLASHLDO_TRIM_Pos)FANAC_LPLDO_L_EN_Pos (0)FANAC_LPLDO_L_EN_Msk (0x1ul << ANAC_LPLDO_L_EN_Pos)FANAC_LPLDO_L_DVDD_SEL_Pos (1)FANAC_LPLDO_L_DVDD_SEL_Msk (0xFul << ANAC_LPLDO_L_DVDD_SEL_Pos)FANAC_LPLDO_H_EN_Pos_3v (16)FANAC_LPLDO_H_EN_Msk_3v (0x1ul << ANAC_LPLDO_H_EN_Pos_3v)FANAC_LPLDO_H_DVDD_SEL_Pos_3v (17)FANAC_LPLDO_H_DVDD_SEL_Msk_3v (0xFul << ANAC_LPLDO_H_DVDD_SEL_Pos_3v)FANAC_LPLDO_H_REF_TRIM_Pos_3v (21)FANAC_LPLDO_H_REF_TRIM_Msk_3v (0x7ul << ANAC_LPLDO_H_REF_TRIM_Pos_3v)FANAC_LPLDO_H_MODE_SEL_Pos_3v (24) FANAC_LPLDO_H_MODE_SEL_Msk_3v (0x1ul << ANAC_LPLDO_H_MODE_SEL_Pos_3v)£FANAC_ANA_LDO_EN_Pos (0)¤FANAC_ANA_LDO_EN_Msk (0x1ul << ANAC_ANA_LDO_EN_Pos)¥FANAC_ANA_LDO_TRIM_Pos (3)¦FANAC_ANA_LDO_TRIM_Msk (0xFul << ANAC_ANA_LDO_TRIM_Pos)¨FANAC_FSYN_LDO_EN_Pos (0)©FANAC_FSYN_LDO_EN_Msk (0x1ul << ANAC_FSYN_LDO_EN_Pos)ªFANAC_FSYN_LDO_TRIM_Pos (3)«FANAC_FSYN_LDO_TRIM_Msk (0xFul << ANAC_FSYN_LDO_TRIM_Pos)FANAC_HP_DVDD_PD_Pos (0)®FANAC_HP_DVDD_PD_Msk (0x1ul << ANAC_HP_DVDD_PD_Pos)¯FANAC_HP_DVDD_EN_Pos (1)°FANAC_HP_DVDD_EN_Msk (0x1ul << ANAC_HP_DVDD_EN_Pos)±FANAC_DVDD_SRAM0_EN_Pos (2)²FANAC_DVDD_SRAM0_EN_Msk (0x1ul << ANAC_DVDD_SRAM0_EN_Pos)³FANAC_DVDD_SRAM1_EN_Pos (3)´FANAC_DVDD_SRAM1_EN_Msk (0x1ul << ANAC_DVDD_SRAM1_EN_Pos)µFANAC_DVDD_LPLDO_EN_Pos (4)¶FANAC_DVDD_LPLDO_EN_Msk (0x1ul << ANAC_DVDD_LPLDO_EN_Pos)·FANAC_VDD_FLASH_EN_Pos (5)¸FANAC_VDD_FLASH_EN_Msk (0x1ul << ANAC_VDD_FLASH_EN_Pos)¹FANAC_DVDD_DLL_EN_Pos (6)ºFANAC_DVDD_DLL_EN_Msk (0x1ul << ANAC_DVDD_DLL_EN_Pos)»FANAC_DVDD_PHY_EN_Pos (7)¼FANAC_DVDD_PHY_EN_Msk (0x1ul << ANAC_DVDD_PHY_EN_Pos)½FANAC_DVDD_CPU_EN_Pos (8)¾FANAC_DVDD_CPU_EN_Msk (0x1ul << ANAC_DVDD_CPU_EN_Pos)ÁFANAC_BUCK_BYPASS_EN_Pos_3v (0)ÂFANAC_BUCK_BYPASS_EN_Msk_3v (0x1ul << ANAC_BUCK_BYPASS_EN_Pos_3v)ÃFANAC_BUCK_EN_Pos_3v (1)ÄFANAC_BUCK_EN_Msk_3v (0x1ul << ANAC_BUCK_EN_Pos_3v)ÅFANAC_BUCK_VOUT_Pos_3v (2)ÆFANAC_BUCK_VOUT_Msk_3v (0xful << ANAC_BUCK_VOUT_Pos_3v)ÇFANAC_BUCK_IMAX_Pos_3v (6)ÈFANAC_BUCK_IMAX_Msk_3v (0x7ul << ANAC_BUCK_IMAX_Pos_3v)ÉFANAC_BUCK_IMAX_CAL_Pos_3v (9)ÊFANAC_BUCK_IMAX_CAL_Msk_3v (0x1Ful << ANAC_BUCK_IMAX_CAL_Pos_3v)ËFANAC_BUCK_ZERO_CAL_Pos_3v (14)ÌFANAC_BUCK_ZERO_CAL_Msk_3v (0x1Ful << ANAC_BUCK_ZERO_CAL_Pos_3v)ÍFANAC_BUCK_DLY_MODE_EN_Pos_3v (19)ÎFANAC_BUCK_DLY_MODE_EN_Msk_3v (0x1ul << ANAC_BUCK_DLY_MODE_EN_Pos_3v)ÏFANAC_BUCK_TEST_EN_Pos (20)ÐFANAC_BUCK_TEST_EN_Msk (0x1ul << ANAC_BUCK_TEST_EN_Pos)ÑFANAC_BUCK_DEBOUNCE_EN_Pos_3v (21)ÒFANAC_BUCK_DEBOUNCE_EN_Msk_3v (0x1ul << ANAC_BUCK_DEBOUNCE_EN_Pos_3v)ÓFANAC_BUCK_CAL_EN_Pos_3v (22)ÔFANAC_BUCK_CAL_EN_Msk_3v (0x3ul << ANAC_BUCK_CAL_EN_Pos_3v)ÕFANAC_BUCK_CAL_OUT_Pos (24)ÖFANAC_BUCK_CAL_OUT_Msk (0x1ul << ANAC_BUCK_CAL_OUT_Pos)×FANAC_BUCK_VOL_LIMIT_EN_Pos_3v (25)ØFANAC_BUCK_VOL_LIMIT_EN_Msk_3v (0x1ul << ANAC_BUCK_VOL_LIMIT_EN_Pos_3v)ÛFANAC_ADC_LDO_EN_Pos (0)ÜFANAC_ADC_LDO_EN_Msk (0x1ul << ANAC_ADC_LDO_EN_Pos)ÝFANAC_ADC_LDO_TRIM_Pos (3)ÞFANAC_ADC_LDO_TRIM_Msk (0xFul << ANAC_ADC_LDO_TRIM_Pos)áFANAC_RFFE_LDO_EN_Pos (0)âFANAC_RFFE_LDO_EN_Msk (0x1ul << ANAC_RFFE_LDO_EN_Pos)ãFANAC_RFFE_LDO_TRIM_Pos (3)äFANAC_RFFE_LDO_TRIM_Msk (0xFul << ANAC_RFFE_LDO_TRIM_Pos)æFANAC_VCO_LDO_EN_Pos (0)çFANAC_VCO_LDO_EN_Msk (0x1ul << ANAC_VCO_LDO_EN_Pos)èFANAC_VCO_LDO_TRIM_Pos (3)éFANAC_VCO_LDO_TRIM_Msk (0xFul << ANAC_VCO_LDO_TRIM_Pos)ìFANAC_DFT_BUF_BYPASS_Pos (0)íFANAC_DFT_BUF_BYPASS_Msk (0x1ul << ANAC_DFT_BUF_BYPASS_Pos)îFANAC_DFT_FLAG_SEL_Pos (1)ïFANAC_DFT_FLAG_SEL_Msk (0x3ul << ANAC_DFT_FLAG_SEL_Pos)ðFANAC_DFT_CLK_SEL_Pos (3)ñFANAC_DFT_CLK_SEL_Msk (0x7ul << ANAC_DFT_CLK_SEL_Pos)òFANAC_DFT_I_SEL_Pos (6)óFANAC_DFT_I_SEL_Msk (0x1ul << ANAC_DFT_I_SEL_Pos)ôFANAC_DFT_V_SEL_Pos (7)õFANAC_DFT_V_SEL_Msk (0xFul << ANAC_DFT_V_SEL_Pos)öFANAC_DFT_FLAG_OUTPUT_EN_Pos (11)÷FANAC_DFT_FLAG_OUTPUT_EN_Msk (0x1ul << ANAC_DFT_FLAG_OUTPUT_EN_Pos)øFANAC_DFT_CLK_OUTPUT_EN_Pos (12)ùFANAC_DFT_CLK_OUTPUT_EN_Msk (0x1ul << ANAC_DFT_CLK_OUTPUT_EN_Pos)úFANAC_DFT_I_OUTPUT_EN_Pos (13)ûFANAC_DFT_I_OUTPUT_EN_Msk (0x1ul << ANAC_DFT_I_OUTPUT_EN_Pos)üFANAC_DFT_V_OUTPUT_EN_Pos (14)ýFANAC_DFT_V_OUTPUT_EN_Msk (0x1ul << ANAC_DFT_V_OUTPUT_EN_Pos)þFANAC_DFT_PAD_TEST_SEL_Pos (15)ÿFANAC_DFT_PAD_TEST_SEL_Msk (0x3ul << ANAC_DFT_PAD_TEST_SEL_Pos)GANAC_DFT_BATTERY_TEST_EN_Pos (22)GANAC_DFT_BATTERY_TEST_EN_Msk (0x1ul << ANAC_DFT_BATTERY_TEST_EN_Pos)GANAC_DFT_BATTERY_TEST_SEL_Pos (23)GANAC_DFT_BATTERY_TEST_SEL_Msk (0x1ul << ANAC_DFT_BATTERY_TEST_SEL_Pos)GANAC_DFT_BATTERY_TEST_TRIM_Pos (24)GANAC_DFT_BATTERY_TEST_TRIM_Msk (0xfful << ANAC_DFT_BATTERY_TEST_TRIM_Pos)GANAC_MISC_RST_VREF_TRIM_Pos_3v (0)GANAC_MISC_RST_VREF_TRIM_Msk_3v (0x7ul << ANAC_MISC_RST_VREF_TRIM_Pos_3v)GANAC_MISC_PMU_LDO_TST_Pos (3)GANAC_MISC_PMU_LDO_TST_Msk (0x1ul << ANAC_MISC_PMU_LDO_TST_Pos)GANAC_MISC_PMU_VBG_BUF_EN_Pos (4)GANAC_MISC_PMU_VBG_BUF_EN_Msk (0x1ul << ANAC_MISC_PMU_VBG_BUF_EN_Pos)GANAC_MISC_LPLDO_LEVEL_SHIFT_EN_Pos_3v (6)GANAC_MISC_LPLDO_LEVEL_SHIFT_EN_Msk_3v (0x1ul << ANAC_MISC_LPLDO_LEVEL_SHIFT_EN_Pos_3v)GANAC_MISC_HPLDO_LEVEL_SHIFT_EN_Pos (7)GANAC_MISC_HPLDO_LEVEL_SHIFT_EN_Msk (0x1ul << ANAC_MISC_HPLDO_LEVEL_SHIFT_EN_Pos)GANAC_MISC_FLASH_PAD_PUEN_Pos (14)GANAC_MISC_FLASH_PAD_PUEN_Msk (0x3Ful << ANAC_MISC_FLASH_PAD_PUEN_Pos)GANAC_MISC_FLASH_PAD_PDEN_Pos (20)GANAC_MISC_FLASH_PAD_PDEN_Msk (0x3Ful << ANAC_MISC_FLASH_PAD_PDEN_Pos)GANAC_MISC_USB_EN_Pos (26)GANAC_MISC_USB_EN_Msk (0x1ul << ANAC_MISC_USB_EN_Pos)GANAC_MISC_USB_DP_PU_Pos (27)GANAC_MISC_USB_DP_PU_Msk (0x1ul << ANAC_MISC_USB_DP_PU_Pos)GANAC_MISC_USB_DM_PU_Pos (28)GANAC_MISC_USB_DM_PU_Msk (0x1ul << ANAC_MISC_USB_DM_PU_Pos)GANAC_ACT_32K_EN_Pos (0) GANAC_ACT_32K_EN_Msk (0x1ul << ANAC_ACT_32K_EN_Pos)¡GANAC_ACT_32K_SEL_Pos (1)¢GANAC_ACT_32K_SEL_Msk (0x1ul << ANAC_ACT_32K_SEL_Pos)£GANAC_ACT_32K_UP_DONE_Pos (3)¤GANAC_ACT_32K_UP_DONE_Msk (0x1ul << ANAC_ACT_32K_UP_DONE_Pos)¥GANAC_ACT_32K_FINE_OFFSET_Pos (12)¦GANAC_ACT_32K_FINE_OFFSET_Msk (0x3FFul << ANAC_ACT_32K_FINE_OFFSET_Pos)§GANAC_ACT_32K_FINE_CORRECT_Pos (22)¨GANAC_ACT_32K_FINE_CORRECT_Msk (0x3FFul << ANAC_ACT_32K_FINE_CORRECT_Pos)«GANAC_CPU_REMAP_ADR_Pos (0)¬GANAC_CPU_REMAP_ADR_Msk (0xFFFFFFul << ANAC_CPU_REMAP_ADR_Pos)GANAC_CPU_ADR_REMAP_EN_Pos (31)®GANAC_CPU_ADR_REMAP_EN_Msk (0x1ul << ANAC_CPU_ADR_REMAP_EN_Pos)±GANAC_RCL_HW_CAL_TIME_Pos (0)²GANAC_RCL_HW_CAL_TIME_Msk (0xFFul << ANAC_RCL_HW_CAL_TIME_Pos)³GANAC_RCL_HW_CAL_EN_Pos (8)´GANAC_RCL_HW_CAL_EN_Msk (0x1ul << ANAC_RCL_HW_CAL_EN_Pos)µGANAC_RCL_HW_CAL_BUSY_Pos (9)¶GANAC_RCL_HW_CAL_BUSY_Msk (0x1ul << ANAC_RCL_HW_CAL_BUSY_Pos)ÒGEFUSE_CTL_EFUSE_EN_Pos (0)ÓGEFUSE_CTL_EFUSE_EN_Msk (0x1ul << EFUSE_CTL_EFUSE_EN_Pos)ÕGEFUSE_CTL_THR_DVDD_Pos (1)ÖGEFUSE_CTL_THR_DVDD_Msk (0x1ul << EFUSE_CTL_THR_DVDD_Pos)ØGEFUSE_CTL_TAEN_RD_CTL_Pos (2)ÙGEFUSE_CTL_TAEN_RD_CTL_Msk (0x1ul << EFUSE_CTL_TAEN_RD_CTL_Pos)ÛGEFUSE_CTL_THR_RD_CTL_Pos (3)ÜGEFUSE_CTL_THR_RD_CTL_Msk (0x1ul << EFUSE_CTL_THR_RD_CTL_Pos)ÞGEFUSE_CTL_TRD_CTL_Pos (4)ßGEFUSE_CTL_TRD_CTL_Msk (0x1ul << EFUSE_CTL_TRD_CTL_Pos)áGEFUSE_CTL_TSR_RD_CTL_Pos (5)âGEFUSE_CTL_TSR_RD_CTL_Msk (0x1ul << EFUSE_CTL_TSR_RD_CTL_Pos)äGEFUSE_CTL_TSR_DVDD_CTL_Pos (6)åGEFUSE_CTL_TSR_DVDD_CTL_Msk (0x1ul << EFUSE_CTL_TSR_DVDD_CTL_Pos)çGEFUSE_CTL_THP_RD_CTL_Pos (7)èGEFUSE_CTL_THP_RD_CTL_Msk (0x1ul << EFUSE_CTL_THP_RD_CTL_Pos)êGEFUSE_CTL_THP_PG_AVDD_CTL_Pos (8)ëGEFUSE_CTL_THP_PG_AVDD_CTL_Msk (0x1ul << EFUSE_CTL_THP_PG_AVDD_CTL_Pos)íGEFUSE_CTL_TAEN_PGM_CTL_Pos (9)îGEFUSE_CTL_TAEN_PGM_CTL_Msk (0x1ul << EFUSE_CTL_TAEN_PGM_CTL_Pos)ðGEFUSE_CTL_THP_PGM_CTL_Pos (10)ñGEFUSE_CTL_THP_PGM_CTL_Msk (0x1ul << EFUSE_CTL_THP_PGM_CTL_Pos)óGEFUSE_CTL_TPGM_CTL_Pos (11)ôGEFUSE_CTL_TPGM_CTL_Msk (0x1ul << EFUSE_CTL_TPGM_CTL_Pos)öGEFUSE_CTL_TSP_PGM_CTL_Pos (12)÷GEFUSE_CTL_TSP_PGM_CTL_Msk (0x1ul << EFUSE_CTL_TSP_PGM_CTL_Pos)ùGEFUSE_CTL_TSP_PG_AVDD_CTL_Pos (13)úGEFUSE_CTL_TSP_PG_AVDD_CTL_Msk (0x1ul << EFUSE_CTL_TSP_PG_AVDD_CTL_Pos)üGEFUSE_CTL_TSP_RD_CTL_Pos (14)ýGEFUSE_CTL_TSP_TSP_RD_CTL_Msk (0x1ul << EFUSE_CTL_TSP_RD_CTL_Pos)HEFUSE_ADDR_EFUSEADDR_ADR_Pos (0)HEFUSE_ADDR_EFUSEADDR_ADR_Msk (0xfful << EFUSE_ADDR_EFUSEADDR_ADR_Pos)HEFUSE_DAT_EFUSEDAT_DAT_Pos (0)HEFUSE_DAT_EFUSEDAT_DAT_Msk (0xfful << EFUSE_DAT_EFUSEDAT_DAT_Pos)HEFUSE_DAT_EFUSEDAT_DAT_CONFIRM_Pos (8)HEFUSE_DAT_EFUSEDAT_DAT_CONFIRM_Msk (0xfful << EFUSE_DAT_EFUSEDAT_DAT_CONFIRM_Pos)HEFUSE_VDD_DVDD_REG_Pos (0)HEFUSE_VDD_DVDD_REG_Msk (0x1ul << EFUSE_VDD_DVDD_REG_Pos)HEFUSE_VDD_AVDD_REG_Pos (1)HEFUSE_VDD_AVDD_REG_Msk (0x1ul << EFUSE_VDD_AVDD_REG_Pos)HEFUSE_CMD_EFUSECMD_CMD_Pos (0)HEFUSE_CMD_EFUSECMD_CMD_Msk (0x3ul << EFUSE_CMD_EFUSECMD_CMD_Pos)HEFUSE_TRG_EFUSETRG_GO_Pos (0)HEFUSE_TRG_EFUSETRG_GO_Msk (0x1ul << EFUSE_TRG_EFUSETRG_GO_Pos)HEFUSE_PROG_TIMING1_TSP_RD_SET_Pos (0)HEFUSE_PROG_TIMING1_TSP_RD_SET_Msk (0x1fful << EFUSE_PROG_TIMING1_TSP_RD_SET_Pos)HEFUSE_PROG_TIMING1_TSP_PG_AVDD_SET_Pos (9)HEFUSE_PROG_TIMING1_TSP_PG_AVDD_SET_Msk (0x1fful << EFUSE_PROG_TIMING1_TSP_PG_AVDD_SET_Pos) HEFUSE_PROG_TIMING1_TSP_PGM_SET_Pos (18)¡HEFUSE_PROG_TIMING1_TSP_PGM_SET_Msk (0x1fful << EFUSE_PROG_TIMING1_TSP_PGM_SET_Pos)¤HEFUSE_PROG_TIMING2_TPGM_SET_Pos (0)¥HEFUSE_PROG_TIMING2_TPGM_SET_Msk (0x1fful << EFUSE_PROG_TIMING2_TPGM_SET_Pos)§HEFUSE_PROG_TIMING2_THP_PGM_SET_Pos (9)¨HEFUSE_PROG_TIMING2_THP_PGM_SET_Msk (0x1fful << EFUSE_PROG_TIMING2_THP_PGM_SET_Pos)ªHEFUSE_PROG_TIMING2_TAEN_PGM_SET_Pos (18)«HEFUSE_PROG_TIMING2_TAEN_PGM_SET_Msk (0x1fful << EFUSE_PROG_TIMING2_TAEN_PGM_SET_Pos)®HEFUSE_PROG_TIMING3_THP_PG_AVDD_SET_Pos (0)¯HEFUSE_PROG_TIMING3_THP_PG_AVDD_SET_Msk (0x1fful << EFUSE_PROG_TIMING3_THP_PG_AVDD_SET_Pos)±HEFUSE_PROG_TIMING3_THP_RD_SET_Pos (9)²HEFUSE_PROG_TIMING3_THP_RD_SET_Msk (0x1fful << EFUSE_PROG_TIMING3_THP_RD_SET_Pos)µHEFUSE_READ_TIMING4_TSR_DVDD_SET_Pos (0)¶HEFUSE_READ_TIMING4_TSR_DVDD_SET_Msk (0x1fful << EFUSE_READ_TIMING4_TSR_DVDD_SET_Pos)¸HEFUSE_READ_TIMING4_TSR_RD_SET_Pos (9)¹HEFUSE_READ_TIMING4_TSR_RD_SET_Msk (0x1fful << EFUSE_READ_TIMING4_TSR_RD_SET_Pos)»HEFUSE_READ_TIMING4_TRD_SET_Pos (18)¼HEFUSE_READ_TIMING4_TRD_SET_Msk (0x1fful << EFUSE_READ_TIMING4_TRD_SET_Pos)¿HEFUSE_READ_TIMING5_THR_RD_SET_Pos (0)ÀHEFUSE_READ_TIMING5_THR_RD_SET_Msk (0x1fful << EFUSE_READ_TIMING5_THR_RD_SET_Pos)ÂHEFUSE_READ_TIMING5_TAEN_RD_SET_Pos (9)ÃHEFUSE_READ_TIMING5_TAEN_RD_SET_Msk (0x1fful << EFUSE_READ_TIMING5_TAEN_RD_SET_Pos)ÅHEFUSE_READ_TIMING5_THR_DVDD_SET_Pos (18)ÆHEFUSE_READ_TIMING5_THR_DVDD_SET_Msk (0x1fful << EFUSE_READ_TIMING5_THR_DVDD_SET_Pos)ÉHEFUSE_OP_ERROR_OP_ERROR_Pos (0)ÊHEFUSE_OP_ERROR_OP_ERROR_Msk (0x1ul << EFUSE_OP_ERROR_OP_ERROR_Pos)ÍHEFUSE_VERIFY_DEBUG1_VERIFY_DBG_KEY1_Pos (0)ÎHEFUSE_VERIFY_DEBUG1_VERIFY_DBG_KEY1_Msk (0xfffffffful << EFUSE_VERIFY_DEBUG1_VERIFY_DBG_KEY1_Pos)ÑHEFUSE_VERIFY_DEBUG2_VERIFY_DBG_KEY2_Pos (0)ÒHEFUSE_VERIFY_DEBUG2_VERIFY_DBG_KEY2_Msk (0xfffffffful << EFUSE_VERIFY_DEBUG2_VERIFY_DBG_KEY2_Pos)ÕHEFUSE_VERIFY_DEBUG3_VERIFY_DBG_KEY3_Pos (0)ÖHEFUSE_VERIFY_DEBUG3_VERIFY_DBG_KEY3_Msk (0xfffffffful << EFUSE_VERIFY_DEBUG3_VERIFY_DBG_KEY3_Pos)ÙHEFUSE_VERIFY_DEBUG4_VERIFY_DBG_KEY4_Pos (0)ÚHEFUSE_VERIFY_DEBUG4_VERIFY_DBG_KEY4_Msk (0xfffffffful << EFUSE_VERIFY_DEBUG4_VERIFY_DBG_KEY4_Pos)ÝHEFUSE_FLASH_PERMISSION_CTRL_Pos (0)ÞHEFUSE_FLASH_PERMISSION_CTRL_Msk (0x1ul << EFUSE_FLASH_PERMISSION_CTRL_Pos)IUSB_DMA_REQUEST_Pos (0)IUSB_DMA_REQUEST_Msk (0x1ul << USB_DMA_REQUEST_Pos)IUSB_DMA_DIRECTION_Pos (1)IUSB_DMA_DIRECTION_Msk (0x1ul << USB_DMA_DIRECTION_Pos)IUSB_DMA_MODE_SEL_Pos (2)IUSB_DMA_MODE_SEL_Msk (0x1ul << USB_DMA_MODE_SEL_Pos)IUSB_DMA_EP_NUM_Pos (4)IUSB_DMA_EP_NUM_Msk (0xful << USB_DMA_EP_NUM_Pos)àIFSM5_SM_STP_Pos 6áIFSM5_SM_STP_Msk (0x1ul<<FSM5_SM_STP_Pos)âIFSM5_SM_TX_LATENCY_Pos 0ãIFSM5_SM_TX_LATENCY_Msk (0x3ful<<FSM5_SM_TX_LATENCY_Pos)åIFSM6_SM_RX_LATENCY_Pos 0æIFSM6_SM_RX_LATENCY_Msk (0xful<<FSM6_SM_RX_LATENCY_Pos)èIFSM13_SM_RX_PACKET_ADDR_1_Pos 16éIFSM13_SM_RX_PACKET_ADDR_1_Msk (0xfffful<<FSM13_SM_RX_PACKET_ADDR_1_Pos)êIFSM13_SM_TX_PACKET_ADDR_1_Pos 0ëIFSM13_SM_TX_PACKET_ADDR_1_Msk (0xfffful<<FSM13_SM_TX_PACKET_ADDR_1_Pos)íIFSM14_SM_RX_PACKET_ADDR_2_Pos 16îIFSM14_SM_RX_PACKET_ADDR_2_Msk (0xfffful<<FSM14_SM_RX_PACKET_ADDR_2_Pos)ïIFSM14_SM_TX_PACKET_ADDR_2_Pos 0ðIFSM14_SM_TX_PACKET_ADDR_2_Msk (0xfffful<<FSM14_SM_TX_PACKET_ADDR_2_Pos)òIFSM15_SM_RX_PACKET_ADDR_3_Pos 16óIFSM15_SM_RX_PACKET_ADDR_3_Msk (0xfffful<<FSM15_SM_RX_PACKET_ADDR_3_Pos)ôIFSM15_SM_TX_PACKET_ADDR_3_Pos 0õIFSM15_SM_TX_PACKET_ADDR_3_Msk (0xfffful<<FSM15_SM_TX_PACKET_ADDR_3_Pos)÷IFSM16_SM_RX_PACKET_ADDR_4_Pos 16øIFSM16_SM_RX_PACKET_ADDR_4_Msk (0xfffful<<FSM16_SM_RX_PACKET_ADDR_4_Pos)ùIFSM16_SM_TX_PACKET_ADDR_4_Pos 0úIFSM16_SM_TX_PACKET_ADDR_4_Msk (0xfffful<<FSM16_SM_TX_PACKET_ADDR_4_Pos)üIFSM17_SM_RX_PACKET_ADDR_5_Pos 16ýIFSM17_SM_RX_PACKET_ADDR_5_Msk (0xfffful<<FSM17_SM_RX_PACKET_ADDR_5_Pos)þIFSM17_SM_TX_PACKET_ADDR_5_Pos 0ÿIFSM17_SM_TX_PACKET_ADDR_5_Msk (0xfffful<<FSM17_SM_TX_PACKET_ADDR_5_Pos)JFSM18_SM_RX_PACKET_ADDR_6_Pos 16JFSM18_SM_RX_PACKET_ADDR_6_Msk (0xfffful<<FSM18_SM_RX_PACKET_ADDR_6_Pos)JFSM18_SM_TX_PACKET_ADDR_6_Pos 0JFSM18_SM_TX_PACKET_ADDR_6_Msk (0xfffful<<FSM18_SM_TX_PACKET_ADDR_6_Pos)JFSM19_SM_RX_PACKET_ADDR_7_Pos 16JFSM19_SM_RX_PACKET_ADDR_7_Msk (0xfffful<<FSM19_SM_RX_PACKET_ADDR_7_Pos)JFSM19_SM_TX_PACKET_ADDR_7_Pos 0JFSM19_SM_TX_PACKET_ADDR_7_Msk (0xfffful<<FSM19_SM_TX_PACKET_ADDR_7_Pos)JPHY1_PHY_DRV_RSP_BUF_FULL_Pos 22JPHY1_PHY_DRV_RSP_BUF_FULL_Msk (0x1ul<<PHY1_PHY_DRV_RSP_BUF_FULL_Pos)JPHY1_PHY_DRV_RSP_BUF_EMPTY_Pos 21JPHY1_PHY_DRV_RSP_BUF_EMPTY_Msk (0x1ul<<PHY1_PHY_DRV_RSP_BUF_EMPTY_Pos)JPHY1_PHY_DRV_CFG_BUF_ERROR_Pos 20JPHY1_PHY_DRV_CFG_BUF_ERROR_Msk (0x1ul<<PHY1_PHY_DRV_CFG_BUF_ERROR_Pos)JPHY1_PHY_DRV_CFG_BUF_FULL_Pos 19JPHY1_PHY_DRV_CFG_BUF_FULL_Msk (0x1ul<<PHY1_PHY_DRV_CFG_BUF_FULL_Pos)JPHY1_PHY_DRV_CFG_BUF_EMPTY_Pos 18JPHY1_PHY_DRV_CFG_BUF_EMPTY_Msk (0x1ul<<PHY1_PHY_DRV_CFG_BUF_EMPTY_Pos)JPHY1_IF_CLK_PRESCALE_Pos 13JPHY1_IF_CLK_PRESCALE_Msk (0x1ful<<PHY1_IF_CLK_PRESCALE_Pos)JPHY1_PHY_DRV_RSSI_REG_ADDR_Pos 5JPHY1_PHY_DRV_RSSI_REG_ADDR_Msk (0xfful<<PHY1_PHY_DRV_RSSI_REG_ADDR_Pos)JPHY1_PHY_DRV_CFG_TRG_Pos 4JPHY1_PHY_DRV_CFG_TRG_Msk (0x1ul<<PHY1_PHY_DRV_CFG_TRG_Pos)JPHY1_PHY_DRV_CFG_REG_Pos 2JPHY1_PHY_DRV_CFG_REG_Msk (0x3ul<<PHY1_PHY_DRV_CFG_REG_Pos)JPHY1_PHY_DRV_RSP_BUF_FLUSH_Pos 1JPHY1_PHY_DRV_RSP_BUF_FLUSH_Msk (0x1ul<<PHY1_PHY_DRV_RSP_BUF_FLUSH_Pos)JPHY1_PHY_DRV_CFG_BUF_FLUSH_Pos 0 JPHY1_PHY_DRV_CFG_BUF_FLUSH_Msk (0x1ul<<PHY1_PHY_DRV_CFG_BUF_FLUSH_Pos)¢JPHY2_PHY_DRV_RSP_BUF_ERROR_Pos 28£JPHY2_PHY_DRV_RSP_BUF_ERROR_Msk (0x1ul<<PHY2_PHY_DRV_RSP_BUF_ERROR_Pos)¤JPHY2_PHY_DRV_SEQ_RX_END_ADDR_Pos 21¥JPHY2_PHY_DRV_SEQ_RX_END_ADDR_Msk (0x7ful<<PHY2_PHY_DRV_SEQ_RX_END_ADDR_Pos)¦JPHY2_PHY_DRV_SEQ_TX_END_ADDR_Pos 14§JPHY2_PHY_DRV_SEQ_TX_END_ADDR_Msk (0x7ful<<PHY2_PHY_DRV_SEQ_TX_END_ADDR_Pos)¨JPHY2_PHY_DRV_SEQ_RX_STRT_ADDR_Pos 7©JPHY2_PHY_DRV_SEQ_RX_STRT_ADDR_Msk (0x7ful<<PHY2_PHY_DRV_SEQ_RX_STRT_ADDR_Pos)ªJPHY2_PHY_DRV_SEQ_TX_STRT_ADDR_Pos 0«JPHY2_PHY_DRV_SEQ_TX_STRT_ADDR_Msk (0x7ful<<PHY2_PHY_DRV_SEQ_TX_STRT_ADDR_Pos)JPHY3_PHY_DRV_CFG_BUF_DIN_Pos 0®JPHY3_PHY_DRV_CFG_BUF_DIN_Msk (0xfffffffful<<PHY3_PHY_DRV_CFG_BUF_DIN_Pos)°JPHY4_PHY_DRV_RSP_BUF_DOUT_Pos 0±JPHY4_PHY_DRV_RSP_BUF_DOUT_Msk (0xfffffffful<<PHY4_PHY_DRV_RSP_BUF_DOUT_Pos)³JPHY5_PHY_DRV_SET_CHAN_REG_ADDR_Pos 0´JPHY5_PHY_DRV_SET_CHAN_REG_ADDR_Msk (0xfful<<PHY5_PHY_DRV_SET_CHAN_REG_ADDR_Pos)¶JINTR1_IC_RNG_DONE_Pos 3·JINTR1_IC_RNG_DONE_Msk (0x1ul<<INTR1_IC_RNG_DONE_Pos)¸JINTR1_IC_SEC_DONE_Pos 2¹JINTR1_IC_SEC_DONE_Msk (0x1ul<<INTR1_IC_SEC_DONE_Pos)ºJINTR1_IC_ACTTMR_CMPR_STRT_EVENT_IRQ_Pos 1»JINTR1_IC_ACTTMR_CMPR_STRT_EVENT_IRQ_Msk (0x1ul<<INTR1_IC_ACTTMR_CMPR_STRT_EVENT_IRQ_Pos)¼JINTR1_IC_PHY_DRV_CFG_DONE_Pos 0½JINTR1_IC_PHY_DRV_CFG_DONE_Msk (0x1ul<<INTR1_IC_PHY_DRV_CFG_DONE_Pos)¿JINTCLR_IC_RNG_DONE_CLR_Pos 3ÀJINTCLR_IC_RNG_DONE_CLR_Msk (0x1ul<<INTCLR_IC_RNG_DONE_CLR_Pos)ÁJINTCLR_IC_SEC_DONE_CLR_Pos 2ÂJINTCLR_IC_SEC_DONE_CLR_Msk (0x1ul<<INTCLR_IC_SEC_DONE_CLR_Pos)ÃJINTCLR_IC_ACTTMR_CMPR_STRT_EVENT_IRQ_CLR_Pos 1ÄJINTCLR_IC_ACTTMR_CMPR_STRT_EVENT_IRQ_CLR_Msk (0x1ul<<INTCLR_IC_ACTTMR_CMPR_STRT_EVENT_IRQ_CLR_Pos)ÅJINTCLR_IC_PHY_DRV_CFG_DONE_CLR_Pos 0ÆJINTCLR_IC_PHY_DRV_CFG_DONE_CLR_Msk (0x1ul<<INTCLR_IC_PHY_DRV_CFG_DONE_CLR_Pos)ÈJINTMSK_IC_RNG_DONE_MASK_Pos 3ÉJINTMSK_IC_RNG_DONE_MASK_Msk (0x1ul<<INTMSK_IC_RNG_DONE_MASK_Pos)ÊJINTMSK_IC_SEC_DONE_MASK_Pos 2ËJINTMSK_IC_SEC_DONE_MASK_Msk (0x1ul<<INTMSK_IC_SEC_DONE_MASK_Pos)ÌJINTMSK_IC_ACTTMR_CMPR_STRT_EVENT_IRQ_MASK_Pos 1ÍJINTMSK_IC_ACTTMR_CMPR_STRT_EVENT_IRQ_MASK_Msk (0x1ul<<INTMSK_IC_ACTTMR_CMPR_STRT_EVENT_IRQ_MASK_Pos)ÎJINTMSK_IC_PHY_DRV_CFG_DONE_MASK_Pos 0ÏJINTMSK_IC_PHY_DRV_CFG_DONE_MASK_Msk (0x1ul<<INTMSK_IC_PHY_DRV_CFG_DONE_MASK_Pos)ÑJINTR4_IC_CLR_IRQ_Pos 6ÒJINTR4_IC_CLR_IRQ_Msk (0x1ul<<INTR4_IC_CLR_IRQ_Pos)ÓJINTR4_IC_ONE_PULSE_FLAG_IRQ_Pos 5ÔJINTR4_IC_ONE_PULSE_FLAG_IRQ_Msk (0x1ul<<INTR4_IC_ONE_PULSE_FLAG_IRQ_Pos)ÕJINTR4_IC_MODE_IRQ_Pos 4ÖJINTR4_IC_MODE_IRQ_Msk (0x1ul<<INTR4_IC_MODE_IRQ_Pos)×JINTR4_IC_PULSE_CNT_Pos 0ØJINTR4_IC_PULSE_CNT_Msk (0xful<<INTR4_IC_PULSE_CNT_Pos)ÚJACTTMR1_ACTTMR_CMPR_MAX_EVENT_DIN_Pos 0ÛJACTTMR1_ACTTMR_CMPR_MAX_EVENT_DIN_Msk (0xfffffffful<<ACTTMR1_ACTTMR_CMPR_MAX_EVENT_DIN_Pos)ÝJACTTMR2_ACTTMR_DISABLE_FLG_Pos 2ÞJACTTMR2_ACTTMR_DISABLE_FLG_Msk (0x1ul<<ACTTMR2_ACTTMR_DISABLE_FLG_Pos)ßJACTTMR2_ACT_CLK_ACCUR_FLG_Pos 1àJACTTMR2_ACT_CLK_ACCUR_FLG_Msk (0x1ul<<ACTTMR2_ACT_CLK_ACCUR_FLG_Pos)áJACTTMR2_ACTTMR_CMPR_MAX_EVENT_EN_Pos 0âJACTTMR2_ACTTMR_CMPR_MAX_EVENT_EN_Msk (0x1ul<<ACTTMR2_ACTTMR_CMPR_MAX_EVENT_EN_Pos)äJACTTMR6_ACTTMR_CMPR_STRT_EVENT_DIN_Pos 0åJACTTMR6_ACTTMR_CMPR_STRT_EVENT_DIN_Msk (0xfffffffful<<ACTTMR6_ACTTMR_CMPR_STRT_EVENT_DIN_Pos)çJACTTMR7_ACTTMR_CPTUR_BUS_DOUT_Pos 0èJACTTMR7_ACTTMR_CPTUR_BUS_DOUT_Msk (0xfffffffful<<ACTTMR7_ACTTMR_CPTUR_BUS_DOUT_Pos)êJSECURE1_SEC_DECRYPT_EN_Pos 26ëJSECURE1_SEC_DECRYPT_EN_Msk (0x1ul<<SECURE1_SEC_DECRYPT_EN_Pos)ìJSECURE1_SEC_AD_LEN_Pos 19íJSECURE1_SEC_AD_LEN_Msk (0x7ful<<SECURE1_SEC_AD_LEN_Pos)îJSECURE1_SEC_MIC_LEN_Pos 17ïJSECURE1_SEC_MIC_LEN_Msk (0x3ul<<SECURE1_SEC_MIC_LEN_Pos)ðJSECURE1_SEC_VLD_MAC_Pos 10ñJSECURE1_SEC_VLD_MAC_Msk (0x7ful<<SECURE1_SEC_VLD_MAC_Pos)òJSECURE1_SEC_PKT_ENABLES_Pos 3óJSECURE1_SEC_PKT_ENABLES_Msk (0x7ful<<SECURE1_SEC_PKT_ENABLES_Pos)ôJSECURE1_SEC_MODE_Pos 1õJSECURE1_SEC_MODE_Msk (0x3ul<<SECURE1_SEC_MODE_Pos)öJSECURE1_SEC_ENABLE_Pos 0÷JSECURE1_SEC_ENABLE_Msk (0x1ul<<SECURE1_SEC_ENABLE_Pos)ùJSECURE2_SEC_IV3_Pos 24úJSECURE2_SEC_IV3_Msk (0xfful<<SECURE2_SEC_IV3_Pos)ûJSECURE2_SEC_IV2_Pos 16üJSECURE2_SEC_IV2_Msk (0xfful<<SECURE2_SEC_IV2_Pos)ýJSECURE2_SEC_IV1_Pos 8þJSECURE2_SEC_IV1_Msk (0xfful<<SECURE2_SEC_IV1_Pos)ÿJSECURE2_SEC_IV0_Pos 0KSECURE2_SEC_IV0_Msk (0xfful<<SECURE2_SEC_IV0_Pos)KSECURE3_SEC_IV7_Pos 24KSECURE3_SEC_IV7_Msk (0xfful<<SECURE3_SEC_IV7_Pos)KSECURE3_SEC_IV6_Pos 16KSECURE3_SEC_IV6_Msk (0xfful<<SECURE3_SEC_IV6_Pos)KSECURE3_SEC_IV5_Pos 8KSECURE3_SEC_IV5_Msk (0xfful<<SECURE3_SEC_IV5_Pos)KSECURE3_SEC_IV4_Pos 0KSECURE3_SEC_IV4_Msk (0xfful<<SECURE3_SEC_IV4_Pos)KSECURE4_SEC_KEY2_RX_ADDR_Pos 16KSECURE4_SEC_KEY2_RX_ADDR_Msk (0xfffful<<SECURE4_SEC_KEY2_RX_ADDR_Pos)KSECURE4_SEC_KEY1_RX_ADDR_Pos 0KSECURE4_SEC_KEY1_RX_ADDR_Msk (0xfffful<<SECURE4_SEC_KEY1_RX_ADDR_Pos)KSECURE5_SEC_KEY4_RX_ADDR_Pos 16KSECURE5_SEC_KEY4_RX_ADDR_Msk (0xfffful<<SECURE5_SEC_KEY4_RX_ADDR_Pos)KSECURE5_SEC_KEY3_RX_ADDR_Pos 0KSECURE5_SEC_KEY3_RX_ADDR_Msk (0xfffful<<SECURE5_SEC_KEY3_RX_ADDR_Pos)KSECURE6_SEC_KEY6_RX_ADDR_Pos 16KSECURE6_SEC_KEY6_RX_ADDR_Msk (0xfffful<<SECURE6_SEC_KEY6_RX_ADDR_Pos)KSECURE6_SEC_KEY5_RX_ADDR_Pos 0KSECURE6_SEC_KEY5_RX_ADDR_Msk (0xfffful<<SECURE6_SEC_KEY5_RX_ADDR_Pos)KSECURE7_SEC_MD_LEN_Pos 24KSECURE7_SEC_MD_LEN_Msk (0x7ful<<SECURE7_SEC_MD_LEN_Pos)KSECURE7_SEC_KEY7_RX_ADDR_Pos 8KSECURE7_SEC_KEY7_RX_ADDR_Msk (0xfffful<<SECURE7_SEC_KEY7_RX_ADDR_Pos)KSECURE7_SEC_PKT_CNT_TX_MSB_Pos 0KSECURE7_SEC_PKT_CNT_TX_MSB_Msk (0xfful<<SECURE7_SEC_PKT_CNT_TX_MSB_Pos)¡KSECURE8_SEC_PKT_CNT_TX_LSB_Pos 0¢KSECURE8_SEC_PKT_CNT_TX_LSB_Msk (0xfffffffful<<SECURE8_SEC_PKT_CNT_TX_LSB_Pos)¤KSECURE9_SEC_PKT_CNT_RX_MSB_Pos 0¥KSECURE9_SEC_PKT_CNT_RX_MSB_Msk (0xfful<<SECURE9_SEC_PKT_CNT_RX_MSB_Pos)§KSECURE10_SEC_PKT_CNT_RX_LSB_Pos 0¨KSECURE10_SEC_PKT_CNT_RX_LSB_Msk (0xfffffffful<<SECURE10_SEC_PKT_CNT_RX_LSB_Pos)ªKTEST_MUX00_TST_MUX_SELECT_03_Pos 18«KTEST_MUX00_TST_MUX_SELECT_03_Msk (0x3ful<<TEST_MUX00_TST_MUX_SELECT_03_Pos)¬KTEST_MUX00_TST_MUX_SELECT_02_Pos 12KTEST_MUX00_TST_MUX_SELECT_02_Msk (0x3ful<<TEST_MUX00_TST_MUX_SELECT_02_Pos)®KTEST_MUX00_TST_MUX_SELECT_01_Pos 6¯KTEST_MUX00_TST_MUX_SELECT_01_Msk (0x3ful<<TEST_MUX00_TST_MUX_SELECT_01_Pos)°KTEST_MUX00_TST_MUX_SELECT_00_Pos 0±KTEST_MUX00_TST_MUX_SELECT_00_Msk (0x3ful<<TEST_MUX00_TST_MUX_SELECT_00_Pos)³KRNG1_RNG_RING_SCRMB_SEL_Pos 1´KRNG1_RNG_RING_SCRMB_SEL_Msk (0x1ul<<RNG1_RNG_RING_SCRMB_SEL_Pos)µKRNG1_RNG_EN_Pos 0¶KRNG1_RNG_EN_Msk (0x1ul<<RNG1_RNG_EN_Pos)¸KRNG2_RNG_DATA_Pos 0¹KRNG2_RNG_DATA_Msk (0xfffffffful<<RNG2_RNG_DATA_Pos)»KLL_MAC_CTRL_CTRL_LL_EN_Pos 0¼KLL_MAC_CTRL_CTRL_LL_EN_Msk (0x1ul<<LL_MAC_CTRL_CTRL_LL_EN_Pos)¾KTEST_MUX01_TST_MUX_SELECT_07_Pos 18¿KTEST_MUX01_TST_MUX_SELECT_07_Msk (0x3ful<<TEST_MUX01_TST_MUX_SELECT_07_Pos)ÀKTEST_MUX01_TST_MUX_SELECT_06_Pos 12ÁKTEST_MUX01_TST_MUX_SELECT_06_Msk (0x3ful<<TEST_MUX01_TST_MUX_SELECT_06_Pos)ÂKTEST_MUX01_TST_MUX_SELECT_05_Pos 6ÃKTEST_MUX01_TST_MUX_SELECT_05_Msk (0x3ful<<TEST_MUX01_TST_MUX_SELECT_05_Pos)ÄKTEST_MUX01_TST_MUX_SELECT_04_Pos 0ÅKTEST_MUX01_TST_MUX_SELECT_04_Msk (0x3ful<<TEST_MUX01_TST_MUX_SELECT_04_Pos)ÇKTEST_MUX02_TST_MUX_SELECT_11_Pos 18ÈKTEST_MUX02_TST_MUX_SELECT_11_Msk (0x3ful<<TEST_MUX02_TST_MUX_SELECT_11_Pos)ÉKTEST_MUX02_TST_MUX_SELECT_10_Pos 12ÊKTEST_MUX02_TST_MUX_SELECT_10_Msk (0x3ful<<TEST_MUX02_TST_MUX_SELECT_10_Pos)ËKTEST_MUX02_TST_MUX_SELECT_09_Pos 6ÌKTEST_MUX02_TST_MUX_SELECT_09_Msk (0x3ful<<TEST_MUX02_TST_MUX_SELECT_09_Pos)ÍKTEST_MUX02_TST_MUX_SELECT_08_Pos 0ÎKTEST_MUX02_TST_MUX_SELECT_08_Msk (0x3ful<<TEST_MUX02_TST_MUX_SELECT_08_Pos)ÐKTEST_MUX03_TST_MUX_SELECT_15_Pos 18ÑKTEST_MUX03_TST_MUX_SELECT_15_Msk (0x3ful<<TEST_MUX03_TST_MUX_SELECT_15_Pos)ÒKTEST_MUX03_TST_MUX_SELECT_14_Pos 12ÓKTEST_MUX03_TST_MUX_SELECT_14_Msk (0x3ful<<TEST_MUX03_TST_MUX_SELECT_14_Pos)ÔKTEST_MUX03_TST_MUX_SELECT_13_Pos 6ÕKTEST_MUX03_TST_MUX_SELECT_13_Msk (0x3ful<<TEST_MUX03_TST_MUX_SELECT_13_Pos)ÖKTEST_MUX03_TST_MUX_SELECT_12_Pos 0×KTEST_MUX03_TST_MUX_SELECT_12_Msk (0x3ful<<TEST_MUX03_TST_MUX_SELECT_12_Pos)ÚKR00_CTL_TX_PAYLOAD_LEN_Pos 24ÛKR00_CTL_TX_PAYLOAD_LEN_Msk (0xFFul<<R00_CTL_TX_PAYLOAD_LEN_Pos)ÜKR00_CTL_RX_PAYLOAD_LEN_Pos 16ÝKR00_CTL_RX_PAYLOAD_LEN_Msk (0xFFul<<R00_CTL_RX_PAYLOAD_LEN_Pos)ÞKR00_CTL_CRC_ACCESS_ADR_Pos 15ßKR00_CTL_CRC_ACCESS_ADR_Msk (0x1ul<<R00_CTL_CRC_ACCESS_ADR_Pos)àKR00_CTL_CRC24_EN_Pos 14áKR00_CTL_CRC24_EN_Msk (0x1ul<<R00_CTL_CRC24_EN_Pos)âKR00_CTL_ADDR_BYTE_LEN_Pos 12ãKR00_CTL_ADDR_BYTE_LEN_Msk (0x3ul<<R00_CTL_ADDR_BYTE_LEN_Pos)äKR00_CTL_DPY_EN_Pos 11åKR00_CTL_DPY_EN_Msk (0x1ul<<R00_CTL_DPY_EN_Pos)æKR00_CTL_CRC_EN_Pos 10çKR00_CTL_CRC_EN_Msk (0x1ul<<R00_CTL_CRC_EN_Pos)èKR00_CTL_CRC_SEL16_Pos 9éKR00_CTL_CRC_SEL16_Msk (0x1ul<<R00_CTL_CRC_SEL16_Pos)êKR00_CTL_SCR_EN_Pos 8ëKR00_CTL_SCR_EN_Msk (0x1ul<<R00_CTL_SCR_EN_Pos)ìKR00_CTL_NRF_ENHANCE_Pos 7íKR00_CTL_NRF_ENHANCE_Msk (0x1ul<<R00_CTL_NRF_ENHANCE_Pos)îKR00_CTL_ENHANCE_Pos 6ïKR00_CTL_ENHANCE_Msk (0x1ul<<R00_CTL_ENHANCE_Pos)ðKR00_CTL_BW_MODE_Pos 5ñKR00_CTL_BW_MODE_Msk (0x1ul<<R00_CTL_BW_MODE_Pos)òKR00_CTL_CHIP_MODE_Pos 3óKR00_CTL_CHIP_MODE_Msk (0x3ul<<R00_CTL_CHIP_MODE_Pos)ôKR00_CTL_RX_ACK_PAYLOAD_EN_Pos 2õKR00_CTL_RX_ACK_PAYLOAD_EN_Msk (0x1ul<<R00_CTL_RX_ACK_PAYLOAD_EN_Pos)öKR00_CTL_TX_NOACK_EN_Pos 1÷KR00_CTL_TX_NOACK_EN_Msk (0x1ul<<R00_CTL_TX_NOACK_EN_Pos)øKR00_CTL_PRI_RX_Pos 0ùKR00_CTL_PRI_RX_Msk (0x1ul<<R00_CTL_PRI_RX_Pos)ûKR01_INT_PRI_RX_PID_Pos 29üKR01_INT_PRI_RX_PID_Msk (0x3ul<<R01_INT_PRI_RX_PID_Pos)ýKR01_INT_PRI_TX_PID_Pos 27þKR01_INT_PRI_TX_PID_Msk (0x3ul<<R01_INT_PRI_TX_PID_Pos)ÿKR01_INT_RX_LENGTH_ERR_Pos 26LR01_INT_RX_LENGTH_ERR_Msk (0x1ul<<R01_INT_RX_LENGTH_ERR_Pos)LR01_INT_RX_ACCADDR_ERR_Pos 25LR01_INT_RX_ACCADDR_ERR_Msk (0x1ul<<R01_INT_RX_ACCADDR_ERR_Pos)LR01_INT_RX_ACCADDR_ERR_MASK_Pos 23LR01_INT_RX_ACCADDR_ERR_MASK_Msk (0x1ul<<R01_INT_RX_ACCADDR_ERR_MASK_Pos)LR01_INT_RX_LENGTH_ERR_MASK_Pos 22LR01_INT_RX_LENGTH_ERR_MASK_Msk (0x1ul<<R01_INT_RX_LENGTH_ERR_MASK_Pos)LR01_INT_PRI_ENDIAN_Pos 21LR01_INT_PRI_ENDIAN_Msk (0x1ul<<R01_INT_PRI_ENDIAN_Pos)LR01_INT_PRI_TX_DONE_IRQ_EN_Pos 20LR01_INT_PRI_TX_DONE_IRQ_EN_Msk (0x1ul<<R01_INT_PRI_TX_DONE_IRQ_EN_Pos)LR01_INT_PRI_RX_DONE_IRQ_EN_Pos 19LR01_INT_PRI_RX_DONE_IRQ_EN_Msk (0x1ul<<R01_INT_PRI_RX_DONE_IRQ_EN_Pos)LR01_INT_PRI_RX_GOON_Pos 18LR01_INT_PRI_RX_GOON_Msk (0x1ul<<R01_INT_PRI_RX_GOON_Pos)LR01_INT_PRI_RST_Pos 17LR01_INT_PRI_RST_Msk (0x1ul<<R01_INT_PRI_RST_Pos)LR01_INT_EXIT_RX_Pos 16LR01_INT_EXIT_RX_Msk (0x1ul<<R01_INT_EXIT_RX_Pos)LR01_INT_TX_DONE_IRQ_FLAG_Pos 15LR01_INT_TX_DONE_IRQ_FLAG_Msk (0x1ul<<R01_INT_TX_DONE_IRQ_FLAG_Pos)LR01_INT_RX_DONE_IRQ_FLAG_Pos 14LR01_INT_RX_DONE_IRQ_FLAG_Msk (0x1ul<<R01_INT_RX_DONE_IRQ_FLAG_Pos)LR01_INT_RX_PID_ERR_IRQ_FLAG_Pos 13LR01_INT_RX_PID_ERR_IRQ_FLAG_Msk (0x1ul<<R01_INT_RX_PID_ERR_IRQ_FLAG_Pos)LR01_INT_RX_CRC_ERR_Pos 12LR01_INT_RX_CRC_ERR_Msk (0x1ul<<R01_INT_RX_CRC_ERR_Pos)LR01_INT_TX_TIMEOUT_IRQ_Pos 11LR01_INT_TX_TIMEOUT_IRQ_Msk (0x1ul<<R01_INT_TX_TIMEOUT_IRQ_Pos)LR01_INT_TX_IRQ_Pos 10LR01_INT_TX_IRQ_Msk (0x1ul<<R01_INT_TX_IRQ_Pos)LR01_INT_RX_IRQ_Pos 9 LR01_INT_RX_IRQ_Msk (0x1ul<<R01_INT_RX_IRQ_Pos)¡LR01_INT_IRQ_CLR_EN_Pos 8¢LR01_INT_IRQ_CLR_EN_Msk (0x1ul<<R01_INT_IRQ_CLR_EN_Pos)£LR01_INT_RX_CRC_ERR_MASK_Pos 7¤LR01_INT_RX_CRC_ERR_MASK_Msk (0x1ul<<R01_INT_RX_CRC_ERR_MASK_Pos)¥LR01_INT_PID_ERR_MASK_Pos 6¦LR01_INT_PID_ERR_MASK_Msk (0x1ul<<R01_INT_PID_ERR_MASK_Pos)§LR01_INT_TX_TIMEOUT_IRQ_MASK_Pos 5¨LR01_INT_TX_TIMEOUT_IRQ_MASK_Msk (0x1ul<<R01_INT_TX_TIMEOUT_IRQ_MASK_Pos)©LR01_INT_TX_IRQ_MASK_Pos 4ªLR01_INT_TX_IRQ_MASK_Msk (0x1ul<<R01_INT_TX_IRQ_MASK_Pos)«LR01_INT_RX_IRQ_MASK_Pos 3¬LR01_INT_RX_IRQ_MASK_Msk (0x1ul<<R01_INT_RX_IRQ_MASK_Pos)LR01_INT_MULTI_RX_ACC_ADR_Pos 0®LR01_INT_MULTI_RX_ACC_ADR_Msk (0x7ul<<R01_INT_MULTI_RX_ACC_ADR_Pos)±LR02_TMR_CTL_RX_WAIT_TIME_Pos 16²LR02_TMR_CTL_RX_WAIT_TIME_Msk (0xFFFFul<<R02_TMR_CTL_RX_WAIT_TIME_Pos)³LR02_TMR_CTL_RX_WAIT_TIME_EN_Pos 15´LR02_TMR_CTL_RX_WAIT_TIME_EN_Msk (0X1ul<<R02_TMR_CTL_RX_WAIT_TIME_EN_Pos)µLR02_TMR_CTL_TRX_TRANS_WAIT_TIME_Pos 0¶LR02_TMR_CTL_TRX_TRANS_WAIT_TIME_Msk (0x7FFFul<<R02_TMR_CTL_TRX_TRANS_WAIT_TIME_Pos)¸LR03_RX_ADDR_L_L32B_Pos 0¹LR03_RX_ADDR_L_L32B_Msk (0xFFFFFFFFul<<R03_RX_ADDR_L_L32B_Pos)½LR04_RX_CTL_RX_HEADER1_Pos 24¾LR04_RX_CTL_RX_HEADER1_Msk (0xFFul<<R04_RX_CTL_RX_HEADER1_Pos)¿LR04_RX_CTL_RX_HEADER_Pos 16ÀLR04_RX_CTL_RX_HEADER_Msk (0xFFul<<R04_RX_CTL_RX_HEADER_Pos)ÁLR04_RX_CTL_RX_FEC_Pos 15ÂLR04_RX_CTL_RX_FEC_Msk (0x1ul<<R04_RX_CTL_RX_FEC_Pos)ÃLR04_RX_CTL_TX_FEC_Pos 14ÄLR04_RX_CTL_TX_FEC_Msk (0x1ul<<R04_RX_CTL_TX_FEC_Pos)ÅLR04_RX_CTL_CI_MODE_Pos 12ÆLR04_RX_CTL_CI_MODE_Msk (0x3ul<<R04_RX_CTL_CI_MODE_Pos)ÇLR04_RX_CTL_NORMAL_M1_Pos 11ÈLR04_RX_CTL_NORMAL_M1_Msk (0x1ul<<R04_RX_CTL_NORMAL_M1_Pos)ÉLR04_RX_CTL_HDR_LEN_NUMB_Pos 9ÊLR04_RX_CTL_HDR_LEN_NUMB_Msk (0x3ul<<R04_RX_CTL_HDR_LEN_NUMB_Pos)ËLR04_RX_CTL_HDR_LEN_EXIST_Pos 8ÌLR04_RX_CTL_HDR_LEN_EXIST_Msk (0x1ul<<R04_RX_CTL_HDR_LEN_EXIST_Pos)ÍLR04_RX_CTL_M8B_Pos 0ÎLR04_RX_CTL_M8B_Msk (0xFFul<<R04_RX_CTL_M8B_Pos)ÐLR05_TX_ADDR_L_L32B_Pos 0ÑLR05_TX_ADDR_L_L32B_Msk (0xFFFFFFFFul<<R05_TX_ADDR_L_L32B_Pos)ÓLR06_TX_CTL_RX_HEADER1_Pos 24ÔLR06_TX_CTL_RX_HEADER1_Msk (0xFFul<<R06_TX_CTL_RX_HEADER1_Pos)ÕLR06_TX_CTL_RX_HEADER_Pos 16ÖLR06_TX_CTL_RX_HEADER_Msk (0xFFul<<R06_TX_CTL_RX_HEADER_Pos)×LR06_TX_CTL_MAX_LENGTH_EN_Pos 15ØLR06_TX_CTL_MAX_LENGTH_EN_Msk (0x1ul<<R06_TX_CTL_MAX_LENGTH_EN_Pos)ÙLR06_TX_CTL_WHITENING_INIT_Pos 8ÚLR06_TX_CTL_WHITENING_INIT_Msk (0x7Ful<<R06_TX_CTL_WHITENING_INIT_Pos)ÛLR06_TX_CTL_M8B_Pos 0ÜLR06_TX_CTL_M8B_Msk (0xFFul<<R06_TX_CTL_M8B_Pos)ÞLR07_SRAM_CTL_RX_START_ADDR_Pos 17ßLR07_SRAM_CTL_RX_START_ADDR_Msk (0x7FFul<<R07_SRAM_CTL_RX_START_ADDR_Pos)àLR07_SRAM_CTL_RX_READY_Pos 16áLR07_SRAM_CTL_RX_READY_Msk (0x1ul<<R07_SRAM_CTL_RX_READY_Pos)âLR07_SRAM_CTL_TX_START_ADDR_Pos 1ãLR07_SRAM_CTL_TX_START_ADDR_Msk (0x7FFul<<R07_SRAM_CTL_TX_START_ADDR_Pos)äLR07_SRAM_CTL_TX_READY_Pos 0åLR07_SRAM_CTL_TX_READY_Msk (0x1<<R07_SRAM_CTL_TX_READY_Pos)èLR0F_RX_ADDR4_M8B_Pos 24éLR0F_RX_ADDR4_M8B_Msk (0xFFul<<R0F_RX_ADDR4_M8B_Pos)êLR0F_RX_ADDR3_M8B_Pos 16ëLR0F_RX_ADDR3_M8B_Msk (0xFFul<<R0F_RX_ADDR3_M8B_Pos)ìLR0F_RX_ADDR2_M8B_Pos 8íLR0F_RX_ADDR2_M8B_Msk (0xFFul<<R0F_RX_ADDR2_M8B_Pos)îLR0F_RX_ADDR1_M8B_Pos 0ïLR0F_RX_ADDR1_M8B_Msk (0xFFul<<R0F_RX_ADDR1_M8B_Pos)òLR10_RX_ADDR7_EN_Pos 31óLR10_RX_ADDR7_EN_Msk (0x1ul<<R0F_RX_ADDR7_EN_Pos)ôLR10_RX_ADDR6_EN_Pos 30õLR10_RX_ADDR6_EN_Msk (0x1ul<<R0F_RX_ADDR6_EN_Pos)öLR10_RX_ADDR5_EN_Pos 29÷LR10_RX_ADDR5_EN_Msk (0x1ul<<R0F_RX_ADDR5_EN_Pos)øLR10_RX_ADDR4_EN_Pos 28ùLR10_RX_ADDR4_EN_Msk (0x1ul<<R0F_RX_ADDR4_EN_Pos)úLR10_RX_ADDR3_EN_Pos 27ûLR10_RX_ADDR3_EN_Msk (0x1ul<<R0F_RX_ADDR3_EN_Pos)üLR10_RX_ADDR2_EN_Pos 26ýLR10_RX_ADDR2_EN_Msk (0x1ul<<R0F_RX_ADDR2_EN_Pos)þLR10_RX_ADDR1_EN_Pos 25ÿLR10_RX_ADDR1_EN_Msk (0x1ul<<R0F_RX_ADDR1_EN_Pos)MR10_RX_ADDR0_EN_Pos 24MR10_RX_ADDR0_EN_Msk (0x1ul<<R0F_RX_ADDR0_EN_Pos)MR10_RX_ADDR7_M8B_Pos 16MR10_RX_ADDR7_M8B_Msk (0xFFul<<R0F_RX_ADDR3_M8B_Pos)MR10_RX_ADDR6_M8B_Pos 8MR10_RX_ADDR6_M8B_Msk (0xFFul<<R0F_RX_ADDR2_M8B_Pos)MR10_RX_ADDR5_M8B_Pos 0MR10_RX_ADDR5_M8B_Msk (0xFFul<<R0F_RX_ADDR1_M8B_Pos)MR11_CFG_NRF_PRE_SEL_Pos 25MR11_CFG_NRF_PRE_SEL_Msk (0x1ul<<R11_CFG_NRF_PRE_SEL_Pos)MR11_CFG_RX_DATA_REV_EN_Pos 24MR11_CFG_RX_DATA_REV_EN_Msk (0x1ul<<R11_CFG_RX_DATA_REV_EN_Pos)MR11_CFG_PRE_SYNC_12B_EN_Pos 23MR11_CFG_PRE_SYNC_12B_EN_Msk (0x1ul<<R11_CFG_PRE_SYNC_12B_EN_Pos)MR11_CFG_PRE_SYNC_8B_EN_Pos 22MR11_CFG_PRE_SYNC_8B_EN_Msk (0x1ul<<R11_CFG_PRE_SYNC_8B_EN_Pos)MR11_CFG_PRE_SYNC_4B_EN_Pos 21MR11_CFG_PRE_SYNC_4B_EN_Msk (0x1ul<<R11_CFG_PRE_SYNC_4B_EN_Pos)MR11_CFG_PRE_SYNC_EN_Pos 20MR11_CFG_PRE_SYNC_EN_Msk (0x1ul<<R11_CFG_PRE_SYNC_EN_Pos)MR11_CFG_250K_MODE_EN_Pos 19MR11_CFG_250K_MODE_EN_Msk (0x1ul<<R11_CFG_250K_MODE_EN_Pos)MR11_CFG_B250K_PRE_SEL_Pos 18MR11_CFG_B250K_PRE_SEL_Msk (0x1ul<<R11_CFG_B250K_PRE_SEL_Pos)MR11_CFG_LQI_EN_Pos 17MR11_CFG_LQI_EN_Msk (0x1ul<<R11_CFG_LQI_EN_Pos)MR11_CFG_RX_PID_MANUAL_Pos 15MR11_CFG_RX_PID_MANUAL_Msk (0x3ul<<R11_CFG_RX_PID_MANUAL_Pos)MR11_CFG_TX_PID_MANUAL_Pos 13 MR11_CFG_TX_PID_MANUAL_Msk (0x3ul<<R11_CFG_TX_PID_MANUAL_Pos)¡MR11_CFG_PREAM_2BYTE_EN_Pos 12¢MR11_CFG_PREAM_2BYTE_EN_Msk (0x1ul<<R11_CFG_PREAM_2BYTE_EN_Pos)£MR11_CFG_B250K_INVERT_EN_Pos 11¤MR11_CFG_B250K_INVERT_EN_Msk (0x1ul<<R11_CFG_B250K_INVERT_EN_Pos)¥MR11_CFG_B250K_SCR_INIT_VALUE_Pos 9¦MR11_CFG_B250K_SCR_INIT_VALUE_Msk (0x3ul<<R11_CFG_B250K_SCR_INIT_VALUE_Pos)§MR11_CFG_B250K_PREAM_Pos 6¨MR11_CFG_B250K_PREAM_Msk (0x7ul<<R11_CFG_B250K_PREAM_Pos)©MR11_CFG_B250K_MODE_Pos 5ªMR11_CFG_B250K_MODE_Msk (0x1ul<<R11_CFG_B250K_MODE_Pos)«MR11_CFG_ADDR_ERR_THR_Pos 2¬MR11_CFG_ADDR_ERR_THR_Msk (0x7ul<<R11_CFG_ADDR_ERR_THR_Pos)MR11_CFG_PID_MANUAL_EN_Pos 1®MR11_CFG_PID_MANUAL_EN_Msk (0x1ul<<R11_CFG_PID_MANUAL_EN_Pos)¯MR11_CFG_ADDR_SCR_DIS_Pos 0°MR11_CFG_ADDR_SCR_DIS_Msk (0x1ul<<R11_CFG_ADDR_SCR_DIS_Pos)ºMCR_BASE (0x00400000Ul)»MSRAM_BASE (0x20000000UL)½MAHB1_PERIPH_BASE (0x40000000UL)ÀMAPB1_PERIPH_BASE (0x40000000UL)ÁMAPB2_PERIPH_BASE (0x40010000UL)ÃMBLE_PERIPH_BASE (0x50020000UL)ÈMI2C0_BASE (APB1_PERIPH_BASE + 0x00000000UL)ÉMSPI0_BASE (APB1_PERIPH_BASE + 0x00001000UL)ÊMUART0_BASE (APB1_PERIPH_BASE + 0x00003000UL)ËMPWM_BASE (APB1_PERIPH_BASE + 0x00004000UL)ÌMADC_BASE (APB1_PERIPH_BASE + 0x00005000UL)ÍMWDT_BASE (APB1_PERIPH_BASE + 0x00006000UL)ÎMWWDT_BASE (APB1_PERIPH_BASE + 0x00007000UL)ÏMTIMER0_BASE (APB1_PERIPH_BASE + 0x00008000UL)ÓMSPI1_BASE (APB2_PERIPH_BASE + 0x00001000UL)ÔMUART1_BASE (APB2_PERIPH_BASE + 0x00003000UL)ÕMTIMER1_BASE (APB2_PERIPH_BASE + 0x00004000UL)ÖMTIMER2_BASE (APB2_PERIPH_BASE + 0x00005000UL)×MTRIM_BASE (APB2_PERIPH_BASE + 0x00006000UL)ÜMGPIO_BASE (AHB1_PERIPH_BASE + 0x00020000UL)ÝMP0_BASE (GPIO_BASE + 0x00000000UL)ÞMP1_BASE (GPIO_BASE + 0x00000040UL)ßMP2_BASE (GPIO_BASE + 0x00000080UL)àMP3_BASE (GPIO_BASE + 0x000000C0UL)áMGPIO_DBNCECON_BASE (GPIO_BASE + 0x00000180UL)âMGPIOBIT0_BASE (GPIO_BASE + 0x00000200UL)ãMGPIOBIT1_BASE (GPIO_BASE + 0x00000220UL)äMGPIOBIT2_BASE (GPIO_BASE + 0x00000240UL)åMGPIOBIT3_BASE (GPIO_BASE + 0x00000260UL)çMSYS_BASE (AHB1_PERIPH_BASE + 0x00030000UL)èMCLK_BASE (AHB1_PERIPH_BASE + 0x00040000UL)éMFLCTL_BASE (AHB1_PERIPH_BASE + 0x00050000UL)êMFLCTL_BASE1 (AHB1_PERIPH_BASE + 0x00050400UL)ëMDMA_BASE (AHB1_PERIPH_BASE + 0x00060000UL)ìMANA_BASE (AHB1_PERIPH_BASE + 0x00070000UL)íMEFUSE_BASE (AHB1_PERIPH_BASE + 0x00080000UL)îMUSB_BASE (AHB1_PERIPH_BASE + 0x000A0000UL)ïMUSBDMA_BASE (AHB1_PERIPH_BASE + 0x000A0200UL)òMPRI_RF_BASE (BLE_PERIPH_BASE + 0X00000400UL)öMCR ((CR_T *) CR_BASE)ùMI2C0 ((I2C_T *) I2C0_BASE )úMSPI0 ((SPI_T *) SPI0_BASE )ûMUART0 ((UART_T *) UART0_BASE )üMPWM ((PWM_T *) PWM_BASE )ýMADC ((ADC_T *) ADC_BASE )þMWDT ((WDT_T *) WDT_BASE )ÿMWWDT ((WWDT_T *) WWDT_BASE )NTIMER0 ((TIMER_T *) TIMER0_BASE )NSPI1 ((SPI_T *) SPI1_BASE )NUART1 ((UART_T *) UART1_BASE )NTIMER1 ((TIMER_T *) TIMER1_BASE )NTIMER2 ((TIMER_T *) TIMER2_BASE )NTRIM ((TRIM_T *) TRIM_BASE )NGPIO ((GPIO_T *) GPIO_BASE )NP0 ((GPIO_T *) P0_BASE )NP1 ((GPIO_T *) P1_BASE )NP2 ((GPIO_T *) P2_BASE )NP3 ((GPIO_T *) P3_BASE )NGPIO_DB ((GPIO_DB_T *) GPIO_DBNCECON_BASE)NSYS ((SYS_T *) SYS_BASE )NCLK ((CLK_T *) CLK_BASE )NFLCTL ((FLCTL_T *) FLCTL_BASE )NFLCTL_BUFF ((FLCTL_W_BUFF_T *)FLCTL_BASE1 )NDMA ((DMA_T *) DMA_BASE )NANA ((ANA_T *) ANA_BASE )NEFUSE ((EFUSE_T *) EFUSE_BASE )NUSB ((USB_T *) USB_BASE )NUSBDMA ((USBDMA_T *) USBDMA_BASE )NPRI_RF ((PRI_RF_T *) PRI_RF_BASE )¶NTRUE (1)·NFALSE (0)¿NBIT0 (0x00000001UL)ÀNBIT1 (0x00000002UL)ÁNBIT2 (0x00000004UL)ÂNBIT3 (0x00000008UL)ÃNBIT4 (0x00000010UL)ÄNBIT5 (0x00000020UL)ÅNBIT6 (0x00000040UL)ÆNBIT7 (0x00000080UL)ÇNBIT8 (0x00000100UL)ÈNBIT9 (0x00000200UL)ÉNBIT10 (0x00000400UL)ÊNBIT11 (0x00000800UL)ËNBIT12 (0x00001000UL)ÌNBIT13 (0x00002000UL)ÍNBIT14 (0x00004000UL)ÎNBIT15 (0x00008000UL)ÏNBIT16 (0x00010000UL)ÐNBIT17 (0x00020000UL)ÑNBIT18 (0x00040000UL)ÒNBIT19 (0x00080000UL)ÓNBIT20 (0x00100000UL)ÔNBIT21 (0x00200000UL)ÕNBIT22 (0x00400000UL)ÖNBIT23 (0x00800000UL)×NBIT24 (0x01000000UL)ØNBIT25 (0x02000000UL)ÙNBIT26 (0x04000000UL)ÚNBIT27 (0x08000000UL)ÛNBIT28 (0x10000000UL)ÜNBIT29 (0x20000000UL)ÝNBIT30 (0x40000000UL)ÞNBIT31 (0x80000000UL)áNBIT(x) (0x1UL << (x))åNBYTE0_Msk (0x000000FF)æNBYTE1_Msk (0x0000FF00)çNBYTE2_Msk (0x00FF0000)èNBYTE3_Msk (0xFF000000)êNGET_BYTE0(u32Param) ((u32Param & BYTE0_Msk) )ëNGET_BYTE1(u32Param) ((u32Param & BYTE1_Msk) >> 8)ìNGET_BYTE2(u32Param) ((u32Param & BYTE2_Msk) >> 16)íNGET_BYTE3(u32Param) ((u32Param & BYTE3_Msk) >> 24)ðNSET_BIT(REG,BIT) ((REG) |= (BIT))òNCLEAR_BIT(REG,BIT) ((REG) &= ~(BIT))ôNREAD_BIT(REG,BIT) ((REG) & (BIT))öNCLEAR_REG(REG) ((REG) = (0x0))øNWRITE_REG(REG,VAL) ((REG) = (VAL))úNREAD_REG(REG) ((REG))üNMODIFY_REG(REG,CLEARMASK,SETMASK) WRITE_REG((REG), (((READ_REG(REG)) & (~(CLEARMASK))) | (SETMASK)))Oassert_param(expr) ((void)0)OFREQ_RCL 32000OFREQ_XTL 32768ONVIC_SystemReset¥O    ¦O
§O¨O©O ªO«O¬OO®O¯O°O±O²O³O´OµO¶O·O¸Oìá ..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\device\Include\C:\Keil_v5\ARM\ARMCC\Bin\..\include\..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\cmsis\include\..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\peripheral\inc\..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\radio\prf_lib\include\PanSeries.hstdio.hstdlib.hstdint.hstring.hcore_cm0.hsystem_PanSeries.hstdbool.hpan_sys_log.hpan_sys.hpan_clk.hpan_adc.hpan_fmc.hpan_dmac.hpan_gpio.hpan_spi.hpan_uart.hpan_i2c.hpan_timer.hpan_pwm.hpan_wdt.hpan_wwdt.hpan_lp.hpan_efuse.hpan_pri_rf.hpan_clktrim.hpan_power.hpan_hal.hØ
..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\device\Include\PanSeries.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\pan1070-ndk-v0.7.0\01_SDK\nimble\samples\bluetooth\ble_central\keil_107xIRQnNonMaskableInt_IRQnrHardFault_IRQnsSVCall_IRQn{PendSV_IRQn~SysTick_IRQnI2C0_IRQnSPI0_IRQnUART0_IRQnPWM_IRQnADC_IRQnWDT_IRQnWWDT_IRQnTMR0_IRQnSPI1_IRQn
LL_IRQnUART1_IRQnTMR1_IRQn TMR2_IRQnGPIO0_IRQnGPIO1_IRQnGPIO2_IRQnGPIO3_IRQnUSBDMA_IRQnUSB_IRQnTRIM_IRQnDMA_IRQnBOD_IRQnSLPTMR_IRQnLP_IRQnPIRQn_Type ?¯RESETSETPFlagStatusW(PITStatusW4ëDISABLEENABLEPFunctionalStateÑY/*ö$CTLv#CMPv#INTSTSv#CNT#CAP#EXTCTLv#EINTSTSv#CMP1v#CMP2v# tYYt|PTIMER_T±*TRIM_ENv#TRIM_CODEv#TRIM_CTRLv#TRIM_INTv#TRIM_CAL_CNTv#TRIM_IDEAL_CNTv#TRIM_REAL_CNT#PTRIM_T¤*¤    $MODEv#DINOFFv#DOUTv#DATMSKv#PINv#DBENv#INTTYPEv#INTENv#INTSRCv# PGPIO_T**Å    DBCTLv#PGPIO_DB_T³¯*ÕpDAT#ï    RESERVED0æ#CTLv# CHENv#$CMP0v#(CMP1v#,STATUSv#0Æ
RESERVED1=#4TRGDLYv#DEXTSMPTv#HSEQCTLv#LSEQDAT1#PSEQDAT2#TCTL2v#XµRESERVED2¬#\BV_CTLv#lPADC_T×À*ìPP0_MFPv#P1_MFPv#P2_MFPv#P3_MFPv#¨vRESV#REGLCTLv#@STATUSv#DCTRL0v#HCTRL1v#LPSYS_Tã£*<RSTSTSv#IPRST0v#IPRST1v#BODCTL_3Vv#BLDBCTL_3Vv#CLK_TOP_CTRL_3Vv#RCL_CTRL_3Vv#RCH_CTRLv#XTL_CTRL_3Vv# XTH_CTRLv#$DPLL_CTRLv#(AHB_CLK_CTRLv#,APB1_CLK_CTRLv#0APB2_CLK_CTRLv#4MEAS_CLK_CTRLv#8PCLK_Tzò *¹CTLv#ALTCTLv#PWDT_Tì#*þRLDCNTv#CTLv#STATUSv#CNT#PWWDT_TÇ%*ùCLKPSCv#CLKDIVv#CTLv#PERIOD0v#PERIOD1v#PERIOD2v#PERIOD3v#PERIOD4v#PERIOD5v# PERIOD6v#$PERIOD7v#(CMPDAT0v#,CMPDAT1v#0CMPDAT2v#4CMPDAT3v#8CMPDAT4v#<CMPDAT5v#@CMPDAT6v#DCMPDAT7v#HCTL2v#LFLAGv#PINTENv#TINTSTSv#XPOENv#\ñRESERVED0h    #`DTCTLv#dADCTCTL0v#hADCTCTL1v#lADCTSTS0v#pADCTSTS1v#tØRESERVED1Ï    #xPCACTLv#PPWM_T ².*$X_FL_CTLv#X_FL_TRIG#X_FL_CONFIG#ÈX_FL_WD?
#X_FL_X_MODEv#X_FL_X2_CMD#X_FL_X4_CMD#X_FL_DP_CMD#X_FL_RDP_CMD#X_FL_REMAP_ADDRv#X_FL_DP_CTLv#X_FL_IRQ_CTLv#X_FL_SUS_RESU_CMDv# t:PFLCTL_T
ë8*È´ÿX_FL_BUFFER*#PFLCTL_W_BUFF_T%ð8*X_CACHE_ENv#X_RESVRv#X_CACHE_INIv#PCR_T_×9*(CR0v#CR1v#DRv#SRv#CPSRv#IMSCv#RISv#MISv#ICRv# DMACRv#$PSPI_T¥ë9*ñÐRBR_THR_DLLv#IER_DLHv#IIR_FCRv#LCRv#MCRv#LSRv#MSRv#SCRv#LPDLLv# LPDLHv#$¸RESERVED0¯#(USRv#|TFLv#RFLv#õRESERVED1ì#HTXv#¤DMASAv#¨ªRESERVED2! #¬DLFv#ÀRARv#ÄTARv#ÈLCR_EXTv#ÌPUART_T(>*ÕXSAR_Lv#SAR_Hv#DAR_Lv#DAR_Hv#ÁvRESERVED0¸ #CTL_Lv#CTL_Hv#õvRESERVED1ì # CFG_Lv#@CFG_Hv#DSGR_Lv#HSGR_Hv#LDSR_Lv#PDSR_Hv#T*Ù$¨ã CHZ#RAW_TFR_Lv#ÀRAW_TFR_Hv#ÄRAW_BLOCK_Lv#ÈRAW_BLOCK_Hv#ÌRAW_SRCTRAN_Lv#ÐRAW_SRCTRAN_Hv#ÔRAW_DSTTRAN_Lv#ØRAW_DSTTRAN_Hv#ÜRAW_ERR_Lv#àRAW_ERR_Hv#äSTATUS_TFR_Lv#èSTATUS_TFR_Hv#ìSTATUS_BLOCK_Lv#ðSTATUS_BLOCK_Hv#ôSTATUS_SRCTRAN_Lv#øSTATUS_SRCTRAN_Hv#üSTATUS_DSTTRAN_Lv#STATUS_DSTTRAN_Hv#STATUS_ERR_Lv#STATUS_ERR_Hv#MSK_TFR_Lv#MSK_TFR_Hv#MSK_BLOCK_Lv#MSK_BLOCK_Hv#MSK_SRCTRAN_Lv# MSK_SRCTRAN_Hv#¤MSK_DSTTRAN_Lv#¨MSK_DSTTRAN_Hv#¬MSK_ERR_Lv#°MSK_ERR_Hv#´CLEAR_TFR_Lv#¸CLEAR_TFR_Hv#¼CLEAR_BLOCK_Lv#ÀCLEAR_BLOCK_Hv#ÄCLEAR_SRCTRAN_Lv#ÈCLEAR_SRCTRAN_Hv#ÌCLEAR_DSTTRAN_Lv#ÐCLEAR_DSTTRAN_Hv#ÔCLEAR_ERR_Lv#ØCLEAR_ERR_Hv#ÜSTATUS_INT_Lv#àSTATUS_INT_Hv#äò#vRESERVED3é#èDMA_CFG_REG_Lv#DMA_CFG_REG_Hv#CH_EN_REG_Lv# CH_EN_REG_Hv#¤PDMA_TUËA*à*¬CONv#TARv#SARv#HS_MADDRv#DATACMDv#SS_SCL_HCNTv#SS_SCL_LCNTv#FS_SCL_HCNTv#FS_SCL_LCNTv# HS_SCL_HCNTv#$HS_SCL_LCNTv#(INTR_STATv#,INTR_MASKv#0RAW_INTR_STATv#4RX_TLv#8TX_TLv#<CLR_INTRv#@CLR_RX_UNDv#DCLR_RX_OVRv#HCLR_TX_OVRv#LCLR_RD_REQv#PCLR_TX_ABRTv#TCLR_RX_DONEv#XCLR_ACTIVITYv#\CLR_STOP_DETv#`CLR_START_DETv#dCLR_GEN_CALLv#hIC_ENABLEv#lSTATUSv#pTXFLRv#tRXFLRv#xSDA_HOLDv#|TX_ABRT_SRCv#SLV_DATA_NACKv#DMA_CRv#DMA_TDLRv#DMA_RDLRv#SDA_SETUPv#ACK_GENERAL_CALLv#ENABLE_STATUSv#FS_SPKLENv# HS_SPKLENv#¤CLR_RESTART_DETv#¨PI2C_TgC*ë.dLP_REG_SYNCv#LP_FL_CTRL_3Vv#LP_SPACING_TIME0v#LP_SPACING_TIME1v#LP_SPACING_TIME2v#LP_SLPTMR#LP_INT_CTRLv#LP_DLY_CTRL_3Vv#LP_PTAT_POLYv# LP_HP_LDOv#$LP_LP_LDO_3Vv#(LP_ANA_LDOv#,LP_FSYN_LDOv#0LP_SWv#4LP_BUCK_3Vv#8ANA_ADC_LDOv#<ANA_RFFE_LDOv#@ANA_VCO_LDOv#DANA_DFTv#HANA_MISC_3Vv#LANA_RESERVED_3Vv#PACT_32K_CTRLv#TACT_32K_BASECORRv#XCPU_ADDR_REMAP_CTRLv#\RCL_HW_CAL_CTRLv#`PANA_TnE*2|EF_CTLv#EF_ADDRv#EF_DATv#EF_RSV0v#EF_VDDv#EF_RSV1v#EF_CMDv#EF_TRGv#EF_PROG_TIMING1v# EF_PROG_TIMING2v#$EF_PROG_TIMING3v#(EF_READ_TIMING4v#,EF_READ_TIMING5v#0ì0vEF_RSV2c#4EF_OP_ERRORv#dEF_VERIFY_DEBUG1v#hEF_VERIFY_DEBUG2v#lEF_VERIFY_DEBUG3v#pEF_VERIFY_DEBUG4v#tEF_FLASH_PERMISSIONv#xPEFUSE_TyÎG*«6-FADDR#POWER#INT_IN1#INT_IN2#INT_OUT1#INT_OUT2#INT_USB#INT_IN1E#INT_IN2E#INT_OUT1E#    INT_OUT2E#
INT_USBE#FRAME1#FRAME2# INDEX#REV#MAX_PKT_IN#CSR0_INCSR1#IN_CSR2#MAX_PKT_OUT#OUT_CSR1#OUT_CSR2#OUT_COUNT1#OUT_COUNT2#5REV0#FIFO_EP0# Ä5REV1»#!FIFO_EP1#$é5REV2à#%FIFO_EP2#(6REV3#)FIFO_EP3#,PUSB_TI*ö6DMA_INTRv#CNTL1v#ADDR1v#COUNT1v#PUSBDMA_T9I*?revs0v#FSM5v#FSM6v#FSM13v#FSM14v#FSM15v#FSM16v#FSM17v#FSM18v# FSM19v#$PHY1v#(PHY2v#,PHY3v#0PHY4v#4PHY5v#8Ñ8vrevs1H#<INTR1v#DINTCLRv#HINTMSKv#LINTR4v#Prevs2v#TACTTMR1v#XACTTMR2v#\ACTTMR6v#`ACTTMR7v#drevs3v#hSECURE1v#lSECURE2v#pSECURE3v#tSECURE4v#xSECURE5v#|SECURE6v#SECURE7v#SECURE8v#SECURE9v#SECURE10v#revs4v#TEST_MUX00v#RNG1v#RNG2v# revs5v#¤LL_MAC_CTRLv#¨TEST_MUX01v#¬TEST_MUX02v#°TEST_MUX03v#´¥<vrevs6#¸R00_CTLv#ÀR01_INTv#ÄR02_TMR_CTLv#ÈR03_RX_ADDR_Lv#ÌR04_RX_CTLv#ÐR05_TX_ADDR_Lv#ÔR06_TX_CTLv#ØR07_SRAM_CTLv#ÜR08_RX_ADDR1_Lv#àR09_RX_ADDR2_Lv#äR0A_RX_ADDR3_Lv#èR0B_RX_ADDR4_Lv#ìR0C_RX_ADDR5_Lv#ðR0D_RX_ADDR6_Lv#ôR0E_RX_ADDR7_Lv#øR0F_RX_ADDR_Hv#üR10_RX_ADDR_ENv#R11_CFGv#PPRI_RF_TÝI<Ø?O'NVIC_SystemResetÉÊË__PAN_PRI_RF_H__  PRI_RF_MODE_SEL_TX (0)!PRI_RF_MODE_SEL_RX (1)"PRI_RF_MODE_SEL_TRX (2)(PRI_RF_ADDR_BYTE_LEN_2 (0))PRI_RF_ADDR_BYTE_LEN_3 (1)*PRI_RF_ADDR_BYTE_LEN_4 (2)+PRI_RF_ADDR_BYTE_LEN_5 (3)1PRI_RF_CHIP_MODE_INVALID (0)2PRI_RF_CHIP_MODE_BLE (1)3PRI_RF_CHIP_MODE_297 (2)4PRI_RF_CHIP_MODE_NORDIC (3):REG_FILE_OFST 0x0000;SEQ_RAM_OFST 0x1000<LIST_RAM_OFST 0x8000=TX_RX_RAM_OFST 0x8200>CTE_IQ_RAM_OFST 0xB7FCGLLHWC_READ32_REG(base_addr,reg_ofst) (*(volatile uint32_t *)((0x50020000) + (base_addr) + (reg_ofst)))PLLHWC_WRITE32_REG(base_addr,reg_ofst,data) (*(volatile uint32_t *)(((0x50020000) + (base_addr) + (reg_ofst))) = (data))XREAD_4_BYTES(pckt,pos) (((uint32_t) (pckt)[pos]) | (((uint32_t) (pckt)[pos + 1]) << 8) | (((uint32_t) (pckt)[pos + 2]) << 16) | (((uint32_t) (pckt)[pos + 3]) << 24))ePRI_RF_WRITE_REG_VALUE(base,Reg,Func,Value) (base->Reg = (base->Reg & ~(Reg ## _ ## Func ## _Msk)) | ((Value << Reg ## _ ## Func ## _Pos) & Reg ## _ ## Func ## _Msk))nPRI_RF_READ_REG_VALUE(base,Reg,Func) ((base->Reg & (Reg ## _ ## Func ## _Msk)) >> Reg ## _ ## Func ## _Pos)xPRI_RF_SET_FUNC_ENABLE(base,Reg,Func,State) ((State == ENABLE) ? (base->Reg |= Reg ## _ ## Func ## _Msk) : (base->Reg &= ~Reg ## _ ## Func ## _Msk))ÐÇ ..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\radio\prf_lib\include\..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\device\Include\pan_pri_rf.hPanSeries.hh
..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\radio\prf_lib\include\pan_pri_rf.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\pan1070-ndk-v0.7.0\01_SDK\nimble\samples\bluetooth\ble_central\keil_107x_Bool;ØÒPRI_RF_IntFlag$½rf$Ymska__result<ÝPRI_RF_ForceExitRx$½rf$ëNewState<ÀèPRI_RF_SetTrxTransWaitTime$½rf$Itime<õPRI_RF_EnableRxPipeAdr$½rf$Ipipe$ëNewState<°ÿPRI_RF_SetRxGoon$½rf$:en_flag<ãPRI_RF_SetAddrMatchBit$½rf$:value<PRI_RF_SetPayloadEndian$½rf$:endian<ÎPRI_RF_MultiPreamble$½rf$:pre_length<úPRI_RF_StopRx$½rf$:en_flag<¢PRI_RF_RandomNumGenInit$½rf<ÌPRI_RF_RandomNumGenReinit$½rf;£PRI_RF_GetRandomNumY$½rfa__resultY<½PRI_RF_AutoAnlsPayloadEn$½rf$ëNewState"<ôPRI_RF_CrcCheckEn$½rf$ëNewState<¦PRI_RF_Crc16Select$½rf$ëNewState<Ö PRI_RF_ScambleEn$½rf$ëNewState<    «PRI_RF_NordicEnhanceEn$½rf$ëNewState;È    ´PRI_RF_IsNordicEnhance:$½rfa__result:<ø    ¾PRI_RF_EnhanceEn$½rf$ëNewState;®
ÇPRI_RF_IsEnhance:$½rfa__result:<ã
ÑPRI_RF_BandWidth2mSel$½rf$ëNewState<àPRI_RF_ChipModeSel$½rf$:modeSel;ÌéPRI_RF_GetChipMode:$½rfa__result:<úôPRI_RF_RxAckEn$½rf$ëNewState;°ýPRI_RF_IsRxAckEn:$½rfa__result:<àPRI_RF_TxNoAckEn$½rf$ëNewState; PRI_RF_IsTxNoAckEn:$½rfa__result:<É PRI_RF_TrxFuncSel$½rf$ëNewState;ý §PRI_RF_IsRxSel:$½rfa__result:<±±PRI_RF_ClearAllIrqEn$½rf$ëNewState<éÂPRI_RF_IntMask$½rf$Ymsk$ëNewStateÍÎÏ _PAN_CLKTRIM_H_ tk ..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\device\Include\pan_clktrim.h8
..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\device\Include\pan_clktrim.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\pan1070-ndk-v0.7.0\01_SDK\nimble\samples\bluetooth\ble_central\keil_107x_Bool;ÜKTRIM_IsIntStatusOccured$Ætrim$Ymska__result<bTRIM_ClearIntStatusMsk$Ætrim$Ymsk<½mTRIM_EnableInt$Ætrim$ëNewState<öxTRIM_SetRelationIncrease$Ætrim$ëNewState<±TRIM_SetEarlyTerminatinEn$Ætrim$ëNewState<áTRIM_SetCoarseCode$Ætrim$Ycode;TRIM_GetCoarseCodeY$Ætrima__resultY<É¤TRIM_SetFineCode$Ætrim$Ycode;TRIM_GetFineCodeY$Ætrima__resultY<°¸TRIM_SetBitWidth$Ætrim$Ywidth;è¼TRIM_GetBitWidthY$Ætrima__resultY<ÊTRIM_StartTuning$Ætrim$Yfunction<ÆTRIM_SetIdealCnt$Ætrim$Ycnt";)TRIM_GetIdealCntY$Ætrima__resultY;¹3TRIM_GetRealCntY$Ætrima__resultYÑÒÓPAN_POWER__H_ x ..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\device\Include\pan_power.hPanSeries.h
..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\device\Include\pan_power.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\pan1070-ndk-v0.7.0\01_SDK\nimble\samples\bluetooth\ble_central\keil_107x*ïbuck_out_trim:#lph_ldo_vref_trim:#lpl_ldo_trim:#hp_ldo_trim:#Ppower_param_t ÕÖ×__PAN_HAL_DEF_H__ ÌÁ ..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\peripheral\inc\..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\device\Include\pan_hal_def.hPanSeries.hP
..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\peripheral\inc\pan_hal_def.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\pan1070-ndk-v0.7.0\01_SDK\nimble\samples\bluetooth\ble_central\keil_107xO%:"PDMAC_CallbackFuncºUART_CB_FLAG_TX_FINISHUART_CB_FLAG_RX_FINISHUART_CB_FLAG_RX_TIMEOUTUART_CB_FLAG_RX_BUFFFULLUART_CB_FLAG_DMAPUART_Cb_Flag_Opt6þI2C_CB_FLAG_STOPI2C_CB_FLAG_DMA#PI2C_Cb_Flag_OptÒADC_CB_FLAG_DMABPADC_Cb_Flag_Opt!ïSPI_CB_FLAG_INTSPI_CB_FLAG_DMA#PSPI_CbFlagOptD&O%º%%I":"PUART_CallbackFunc(OË%þ%%I"¹PI2C_CallbackFuncË)Où%o%ù%I"I"çPSPI_CallbackFuncÿ*O%-%-%I"Y"PADC_CallbackFunc3+ÙÚÛÜ
__PAN_HAL_GPIO_H__ GPIO_P0_PIN_NUM 8GPIO_P1_PIN_NUM 8GPIO_P2_PIN_NUM 8GPIO_P3_PIN_NUM 2GPIO_INTEN_MASK_BASE 0x00010001ULGPIO_INTTYPE_MASK_BASE 0x00000001UL} ..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\peripheral\inc\pan_hal_gpio.hpan_hal_def.h
..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\peripheral\inc\pan_hal_gpio.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\pan1070-ndk-v0.7.0\01_SDK\nimble\samples\bluetooth\ble_central\keil_107xåP0_0P0_1P0_2P0_3P0_4P0_5P0_6P0_7P1_0P1_1P1_2P1_3P1_4P1_5P1_6P1_7P2_0 P2_1!P2_2"P2_3#P2_4$P2_5%P2_6&P2_7'P3_00P3_11PHAL_GPIO_PinId9¨HAL_GPIO_MODE_INPUT_DIGITALHAL_GPIO_MODE_INPUT_ANALOGHAL_GPIO_MODE_OUTPUT_PUSHPULLHAL_GPIO_MODE_OUTPUT_OPENDRAINHAL_GPIO_MODE_QUASI_BIDIRECTIONALPHAL_GPIO_ModeûEHAL_GPIO_PULL_DISABLEHAL_GPIO_PULL_UPHAL_GPIO_PULL_DOWNPHAL_GPIO_Pull½OÌHAL_GPIO_LEVEL_LOWHAL_GPIO_LEVEL_HIGHPHAL_GPIO_LevelXýHAL_GPIO_INT_RISINGHAL_GPIO_INT_FALLINGHAL_GPIO_INT_BOTH_EDGEHAL_GPIO_INT_HIGHHAL_GPIO_INT_LOWHAL_GPIO_INT_DISABLEPHAL_GPIO_IntModebeO%ý"PHAL_GPIO_CallbackFuncj*èmode¨#pull#levelL#PHAL_GPIO_InitTypeDef>}*¾    intModeý#callbackFunc!#debounceë#PHAL_GPIO_IntInitTypeDefç    !qHAL_GPIO_CallbackArrayÞ)çHAL_GPIO_CallbackArrayÞßàá__PAN_HAL_UART_H__  *UART_RX_BUF_SIZE 256+UART_TX_BUF_SIZE 256UART0_OBJ UART_Handle_Array[0]UART1_OBJ UART_Handle_Array[1]} ..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\peripheral\inc\pan_hal_uart.hpan_hal_def.hÔ
..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\peripheral\inc\pan_hal_uart.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\pan1070-ndk-v0.7.0\01_SDK\nimble\samples\bluetooth\ble_central\keil_107x_BoolPUART_Callback_Type_Opt§PUART_Interrupt_Mode_Opt6'PUART_Format_OptØePUART_Init_OptWnPUART_Interrupt_Opt||*±<pUartx±#initObjm#interruptObj#pTxBuffPtr·#txXferSizeI#txXferCount½#pRxBuffPtr·#rxXferSizeI# rxXferCount½#"IRQn#$rxIntCallback #(txIntCallback #,dmaSrcY#0dmaDstY#4errorCodeÃ#8"q ":tItYPUART_HandleTypeDefð:ÿquartRxBufferä:ÿquartTxBufferquartRxBufIdxÃquartTxBufIdxYtquartTxDoneJquartAddrRcvdJquartRxIntFlagJÉqUART_Handle_Array¶HAL_UART_CB_TX_EMPTYHAL_UART_CB_TX_FULLHAL_UART_CB_LINE_ERRORHAL_UART_CB_TX_FINISHHAL_UART_CB_MODEMHAL_UART_CB_MAXØ    HAL_UART_INT_RECV_DATA_AVLHAL_UART_INT_THR_EMPTYHAL_UART_INT_LINE_STATUSHAL_UART_INT_MODEM_STATUSHAL_UART_INT_ALLHAL_UART_INT_DISABLE×HAL_UART_FMT_5_N_1HAL_UART_FMT_5_N_1_5HAL_UART_FMT_5_E_1HAL_UART_FMT_5_E_1_5HAL_UART_FMT_5_O_1HAL_UART_FMT_5_O_1_5HAL_UART_FMT_5_S_18HAL_UART_FMT_5_S_1_5<HAL_UART_FMT_5_M_1(HAL_UART_FMT_5_M_1_5,HAL_UART_FMT_6_N_1HAL_UART_FMT_6_N_2HAL_UART_FMT_6_E_1HAL_UART_FMT_6_E_2HAL_UART_FMT_6_O_1    HAL_UART_FMT_6_O_2 HAL_UART_FMT_6_S_19HAL_UART_FMT_6_S_2=HAL_UART_FMT_6_M_1)HAL_UART_FMT_6_M_2-HAL_UART_FMT_7_N_1HAL_UART_FMT_7_N_2HAL_UART_FMT_7_E_1HAL_UART_FMT_7_E_2HAL_UART_FMT_7_O_1
HAL_UART_FMT_7_O_2HAL_UART_FMT_7_S_1:HAL_UART_FMT_7_S_2>HAL_UART_FMT_7_M_1*HAL_UART_FMT_7_M_2.HAL_UART_FMT_8_N_1HAL_UART_FMT_8_N_2HAL_UART_FMT_8_E_1HAL_UART_FMT_8_E_2HAL_UART_FMT_8_O_1HAL_UART_FMT_8_O_2HAL_UART_FMT_8_S_1;HAL_UART_FMT_8_S_2?HAL_UART_FMT_8_M_1+HAL_UART_FMT_8_M_2/*übaudRateY#formatV#*ÓswitchFlag#interruptMode:#callbackTyp#callbackFunc #ØðuartRxBufferuartTxBuffer"uartRxBufIdx5uartTxBufIdxNuartTxDone_uartAddrRcvdruartRxIntFlagUART_Handle_Arrayãäåæ__PAN_HAL_DMAC_H__ 9DMAC_CHANNEL_NUMS 2;DMAC_Channel_1 DMAC_Channel_Array[0]<DMAC_Channel_2 DMAC_Channel_Array[1]=DMAC_Channel_3 DMAC_Channel_Array[2]} ..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\peripheral\inc\pan_hal_dmac.hpan_hal_def.hp
..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\peripheral\inc\pan_hal_dmac.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\pan1070-ndk-v0.7.0\01_SDK\nimble\samples\bluetooth\ble_central\keil_107x_Bool"YPDMAC_Peri_Mode_OptSPDMAC_HandleTypeDef7Ü9qDMAC_Channel_ArraySqdma_uart2mem_config=qdma_mem2uart_config=qdma_spi2mem_config=qdma_mem2spi_config=qdma_mem2i2c_config=qdma_i2c2mem_config=qdma_adc2mem_config=qdma_mem2i2c_u16_config=DMAC_Peri_UARTDMAC_Peri_I2CDMAC_Peri_SPIDMAC_Peri_ADC*é8dmai#ConfigTmp=#Callback#XferFlag#CallbackUart #CallbackI2cÏ# CallbackSpi#$CallbackAdc7#(PeriMode#,pBuffPtr#0XferSizeI#4"Yãt\DMAC_Channel_Arrayudma_uart2mem_configdma_mem2uart_configdma_spi2mem_configÈdma_mem2spi_configãdma_mem2i2c_configþdma_i2c2mem_configdma_adc2mem_config4dma_mem2i2c_u16_configèéêë _PAN_HAL_SPI_H_ SPI_RX_BUF_SIZE 256SPI_TX_BUF_SIZE 256oSPI0_OBJ spiHandleArray[0]vSPI1_OBJ spiHandleArray[1]| ..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\peripheral\inc\pan_hal_spi.hpan_hal_def.h
..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\peripheral\inc\pan_hal_spi.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\pan1070-ndk-v0.7.0\01_SDK\nimble\samples\bluetooth\ble_central\keil_107x*¢ModeÐ#PSPI_InterruptOptDef!³BAUDRATE_100K BAUDRATE_500K ¡BAUDRATE_1M@BBAUDRATE_2MBAUDRATE_5M@KLBAUDRATE_10MPSPI_BaudRate=-*¸role#dataSizeH    #clkPolarity"#clkPhase#baudrateDivÅ
#formatï#PSPI_InitOptDefÇ;SPI_STAT_NULLSPI_STAT_RXSPI_STAT_TXSPI_STAT_RXTXPSPI_XferStatOptNC*Î4pSpixÎ#initObj8#xferStat#
interruptObj"#pTxBuffPtrÔ#txXferSizeI#txXferCountÚ#pRxBuffPtrÔ#rxXferSizeI#rxXferCountÚ#IRQn#rxIntCallback# txIntCallback#$dmaSrcY#(dmaDstY#,errorCodeà#0""ItItYPSPI_HandleTypeDefªaæqspiHandleArrayÿ! spiHandleArrayíîï__PAN_HAL_I2C_H | ..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\peripheral\inc\pan_hal_i2c.hpan_hal_def.h 
..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\peripheral\inc\pan_hal_i2c.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\pan1070-ndk-v0.7.0\01_SDK\nimble\samples\bluetooth\ble_central\keil_107x·I2C_ADDR_7BITI2C_ADDR_10BITPI2C_AddressMode_OptüI2C_ROLE_MASTER!I2C_ROLE_SLAVEPI2C_Role_OptR'ÀI2C_DUTYCYCLE_16_9@I2C_DUTYCYCLE_2ÿ¿PI2C_DutyCycle_Opt2ûI2C_DIR_TXI2C_DIR_RXPI2C_Direction_OptÙ=ÆI2C_ACK_ADDR_7BIT@I2C_ACK_ADDR_10BITÀPI2C_AckAddr_OptHÜI2C_SPEED_100K I2C_SPEED_200K@ I2C_SPEED_400KI2C_SPEED_500K ¡I2C_SPEED_1M@BI2C_SPEED_2MPI2C_ClockSpeed_Opt]W*ãClockSpeedÜ#Role|#DutyCycleÀ#OwnAddressI#AckAddressF#
AddressMode7#PI2C_Init_OptöoI2C_Tx_DirI2C_Rx_DirPI2C_Xfer_Dir_Optwt*Ãpass:#PI2C_Interrupt_Opt°y*ö    @I2Cxö#I2C_InitObjc#InterruptObjÃ#pTxBuffPtrü#TxXferSizeI#TxXferCount#pRxBuffPtrü# RxXferSizeI#$RxXferCount#&IRQn#(RxIntCallbackÏ#,TxIntCallbackÏ#0DMA_SRCY#4DMA_DSTY#8StopFlag:#<"`":tIPI2C_HandleTypeDefÜñòó__PAN_HAL_WDT_H | ..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\peripheral\inc\pan_hal_wdt.hpan_hal_def.hà
..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\peripheral\inc\pan_hal_wdt.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\pan1070-ndk-v0.7.0\01_SDK\nimble\samples\bluetooth\ble_central\keil_107x*ùTimeoute#ResetDelayö#ClockSourceY#ResetSwitchY#WakeupSwitchY#PWDT_Init_Opt!O"PWDT_CallbackFunc&*ÆCallbackFunc#PWDT_Interrupt_Opt/õö÷ __PAN_HAL_WWDT_H } ..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\peripheral\inc\pan_hal_wwdt.hpan_hal_def.h¸
..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\peripheral\inc\pan_hal_wwdt.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\pan1070-ndk-v0.7.0\01_SDK\nimble\samples\bluetooth\ble_central\keil_107xO"PWWDT_CallbackFunc*ðPrescaler#ClockSourceY#CmpValueY#PWWDT_Init_Opt1$*CallbackFunc#PWWDT_Interrupt_Opt-ùúû__PAN_HAL_PWM_H JHAL_PWM_PinConfiguration(port,bit,chId) (SYS->port ## _MFP = (SYS->port ## _MFP & ~SYS_MFP_ ## port ## bit ## _Msk) | SYS_MFP_ ## port ## bit ## _ ## chId)| ..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\peripheral\inc\pan_hal_pwm.hpan_hal_def.h
..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\peripheral\inc\pan_hal_pwm.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\pan1070-ndk-v0.7.0\01_SDK\nimble\samples\bluetooth\ble_central\keil_107x_BoolPPWM_ChIdN#PPWM_ModeOpt³0PPWM_InitOpt?³PWM0_CH0PWM0_CH1PWM0_CH2PWM0_CH3PWM0_CH4PWM0_CH5PWM0_CH6PWM0_CH7PWM_MODE_INDEPENDENTPWM_MODE_COMPLEMENTARYPWM_MODE_SYNCHRONIZEDPWM_MODE_GROUP*frequencyY#dutyCycleY#operateTypeC#mode(#
inverter#lowPowerEn# ýþÿ__PAN_HAL_TIMER_H _TIMER0_OBJ TIMER_Handle_Array[0]`TIMER1_OBJ TIMER_Handle_Array[1]aTIMER2_OBJ TIMER_Handle_Array[2]~ ..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\peripheral\inc\pan_hal_timer.hpan_hal_def.h<
..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\peripheral\inc\pan_hal_timer.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\pan1070-ndk-v0.7.0\01_SDK\nimble\samples\bluetooth\ble_central\keil_107xÔTIMER_CB_FLAG_CNTTIMER_CB_FLAG_CAPTIMER_CB_FLAG_WKPTIMER_Cb_Flag_Opt!Oõ%T"mPTIMER_CallbackFuncu(îTIMER_MODE_BASECNTTIMER_MODE_EVENTCNTTIMER_MODE_INCAPTIMER_MODE_WAKEUPPTIMER_Mode_Opt5*pass:#PTIMER_Interrupt_Opt;*à$freqY#modeî#cntModeÎ#capModem#cmpValueY#capEdgeF#evtCntEdge³#capSrc*    #prescaleY#tmr0CmpSel«    # PTIMER_Init_Opt2N*Ê0TIMERxJ#initObjà#interruptObj#(IRQn#)callbacky#,"PTIMER_HandleTypeDefö]ôPqTIMER_Handle_Arrayk;åeHAL_TIMER_US_TO_CNTY$YtimeUs$ifrequencya__resultY\cnti;½lHAL_TIMER_MS_TO_CNTY$YtimeMs$ifrequencya__resultY\cnti%@tTIMER_Handle_Array __PAN_HAL_ADC_H | ..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\peripheral\inc\pan_hal_adc.hpan_hal_def.hT
..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\peripheral\inc\pan_hal_adc.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\pan1070-ndk-v0.7.0\01_SDK\nimble\samples\bluetooth\ble_central\keil_107xöADC_MODE_CONVADC_MODE_EXTRIGADC_MODE_COMPAREADC_MODE_PWMSEQADC_MODE_SGLCONVSEQPADC_ModeOpt#åADC_CONV_MODE_BASEADC_CONV_MODE_TEMPADC_CONV_MODE_VBGADC_CONV_MODE_VDD4PADC_ConvertModeOpt0ADC_CH0ADC_CH1ADC_CH2ADC_CH3ADC_CH4ADC_CH5ADC_CH6ADC_CH7ADC_CH_TEMP    ADC_CH_BATTERY
ADC_IDLEÿPADC_ChIdÿEÍADC_INPUT_RANGE_LOWADC_INPUT_RANGE_HIGHPADC_InputRangeOptR*InputRangeÍ#Modev#PADC_InitOptæ`*ºinitOpt    #id#PADC_HandleTypeDefl__PAN_HAL_H__ 
     
  ..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\peripheral\inc\pan_hal.hpan_hal_gpio.hpan_hal_uart.hpan_hal_dmac.hpan_hal_spi.hpan_hal_i2c.hpan_hal_wdt.hpan_hal_wwdt.hpan_hal_pwm.hpan_hal_timer.hpan_hal_adc.h¼
..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\peripheral\inc\pan_hal.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\pan1070-ndk-v0.7.0\01_SDK\nimble\samples\bluetooth\ble_central\keil_107x«PAN_HAL_SUCCESSPAN_HAL_INVALID_PARAMSPAN_HAL_IO_ERRORPAN_HAL_DEVICE_BUSYPAN_HAL_NO_MEMPAN_HAL_NO_HARDWARE_SOURCEPAN_HAL_UNKNOWNPPanHalError
 FREERTOS_CONFIG_H -346configUSE_TICKLESS_IDLE CONFIG_PM9configCPU_CLOCK_HZ (SystemCoreClock)EconfigTICK_RATE_HZ ((TickType_t)1000)MconfigMINIMAL_STACK_SIZE ((uint16_t)64)OconfigSUPPORT_DYNAMIC_ALLOCATION 1PconfigSUPPORT_STATIC_ALLOCATION 0TconfigMAX_PRIORITIES 8UconfigUSE_PREEMPTION 1VconfigUSE_TIME_SLICING 1WconfigIDLE_SHOULD_YIELD 1XconfigMAX_TASK_NAME_LEN (16)YconfigUSE_16_BIT_TICKS 0oconfigUSE_MUTEXES 1pconfigUSE_RECURSIVE_MUTEXES 1qconfigUSE_COUNTING_SEMAPHORES 1rconfigUSE_QUEUE_SETS 1sconfigUSE_TASK_NOTIFICATIONS 1uconfigEXPECTED_IDLE_TIME_BEFORE_SLEEP 3vconfigUSE_APPLICATION_TASK_TAG 0wconfigUSE_NEWLIB_REENTRANT 0xconfigUSE_CO_ROUTINES 0|configQUEUE_REGISTRY_SIZE 10configASSERT(x) {if((x) == 0) {while(1){};}}configUSE_DAEMON_TASK_STARTUP_HOOK 0configENABLE_MPU 0configENABLE_FPU 0configENABLE_TRUSTZONE 1configMINIMAL_SECURE_STACK_SIZE ((uint32_t)1024)configRUN_FREERTOS_SECURE_ONLY 0configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES 0 configPRIO_BITS __NVIC_PRIO_BITS§configLIBRARY_LOWEST_INTERRUPT_PRIORITY 0x03configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY 0±configKERNEL_INTERRUPT_PRIORITY (configLIBRARY_LOWEST_INTERRUPT_PRIORITY << (8 - configPRIO_BITS))µconfigMAX_SYSCALL_INTERRUPT_PRIORITY (configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY << (8 - configPRIO_BITS))»INCLUDE_vTaskPrioritySet 1¼INCLUDE_uxTaskPriorityGet 1½INCLUDE_vTaskDelete 1¾INCLUDE_vTaskSuspend 1¿INCLUDE_vTaskDelayUntil 1ÀINCLUDE_vTaskDelay 1ÁINCLUDE_xTaskGetIdleTaskHandle 1ÂINCLUDE_xTaskAbortDelay 1ÃINCLUDE_xQueueGetMutexHolder 1ÄINCLUDE_xSemaphoreGetMutexHolder 1ÅINCLUDE_xTaskGetHandle 1ÆINCLUDE_uxTaskGetStackHighWaterMark 1ÇINCLUDE_uxTaskGetStackHighWaterMark2 1ÈINCLUDE_eTaskGetState 1ÉINCLUDE_xTaskResumeFromISR 1ÊINCLUDE_xTimerPendFunctionCall 1ËINCLUDE_xTaskGetSchedulerState 1ÌINCLUDE_xTaskGetCurrentTaskHandle 1ÐxPortPendSVHandler PendSV_HandlerÑvPortSVCHandler SVC_HandlerÒxPortSysTickHandler SysTick_Handlerìã ..\..\..\..\config\C:\Keil_v5\ARM\ARMCC\Bin\..\include\..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\device\Include\.\configuration\FreeRTOSConfig.hstdint.hPanSeries.hsdk_config.h
..\..\..\..\config\FreeRTOSConfig.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\pan1070-ndk-v0.7.0\01_SDK\nimble\samples\bluetooth\ble_central\keil_107xqSystemCoreClockYqclk_32k_countY4ßSystemCoreClock÷clk_32k_countPROJDEFS_H *pdMS_TO_TICKS(xTimeInMs) ( ( TickType_t ) ( ( ( TickType_t ) ( xTimeInMs ) * ( TickType_t ) configTICK_RATE_HZ ) / ( TickType_t ) 1000U ) )-pdFALSE ( ( BaseType_t ) 0 ).pdTRUE ( ( BaseType_t ) 1 )0pdPASS ( pdTRUE )1pdFAIL ( pdFALSE )2errQUEUE_EMPTY ( ( BaseType_t ) 0 )3errQUEUE_FULL ( ( BaseType_t ) 0 )6errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY ( -1 )7errQUEUE_BLOCKED ( -4 )8errQUEUE_YIELD ( -5 )BpdINTEGRITY_CHECK_VALUE 0x5a5a5a5aULGpdFREERTOS_ERRNO_NONE 0HpdFREERTOS_ERRNO_ENOENT 2IpdFREERTOS_ERRNO_EINTR 4JpdFREERTOS_ERRNO_EIO 5KpdFREERTOS_ERRNO_ENXIO 6LpdFREERTOS_ERRNO_EBADF 9MpdFREERTOS_ERRNO_EAGAIN 11NpdFREERTOS_ERRNO_EWOULDBLOCK 11OpdFREERTOS_ERRNO_ENOMEM 12PpdFREERTOS_ERRNO_EACCES 13QpdFREERTOS_ERRNO_EFAULT 14RpdFREERTOS_ERRNO_EBUSY 16SpdFREERTOS_ERRNO_EEXIST 17TpdFREERTOS_ERRNO_EXDEV 18UpdFREERTOS_ERRNO_ENODEV 19VpdFREERTOS_ERRNO_ENOTDIR 20WpdFREERTOS_ERRNO_EISDIR 21XpdFREERTOS_ERRNO_EINVAL 22YpdFREERTOS_ERRNO_ENOSPC 28ZpdFREERTOS_ERRNO_ESPIPE 29[pdFREERTOS_ERRNO_EROFS 30\pdFREERTOS_ERRNO_EUNATCH 42]pdFREERTOS_ERRNO_EBADE 50^pdFREERTOS_ERRNO_EFTYPE 79_pdFREERTOS_ERRNO_ENMFILE 89`pdFREERTOS_ERRNO_ENOTEMPTY 90apdFREERTOS_ERRNO_ENAMETOOLONG 91bpdFREERTOS_ERRNO_EOPNOTSUPP 95cpdFREERTOS_ERRNO_ENOBUFS 105dpdFREERTOS_ERRNO_ENOPROTOOPT 109epdFREERTOS_ERRNO_EADDRINUSE 112fpdFREERTOS_ERRNO_ETIMEDOUT 116gpdFREERTOS_ERRNO_EINPROGRESS 119hpdFREERTOS_ERRNO_EALREADY 120ipdFREERTOS_ERRNO_EADDRNOTAVAIL 125jpdFREERTOS_ERRNO_EISCONN 127kpdFREERTOS_ERRNO_ENOTCONN 128lpdFREERTOS_ERRNO_ENOMEDIUM 135mpdFREERTOS_ERRNO_EILSEQ 138npdFREERTOS_ERRNO_ECANCELED 140rpdFREERTOS_LITTLE_ENDIAN 1spdFREERTOS_BIG_ENDIAN 0vpdLITTLE_ENDIAN pdFREERTOS_LITTLE_ENDIANwpdBIG_ENDIAN pdFREERTOS_BIG_ENDIANLB ..\..\..\..\os\freertos\include\projdefs.h
..\..\..\..\os\freertos\include\projdefs.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\pan1070-ndk-v0.7.0\01_SDK\nimble\samples\bluetooth\ble_central\keil_107xuvoid"æ"
PTaskFunction_tð$O%ìDEPRECATED_DEFINITIONS_H \P ..\..\..\..\os\freertos\include\deprecated_definitions.hô
..\..\..\..\os\freertos\include\deprecated_definitions.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\pan1070-ndk-v0.7.0\01_SDK\nimble\samples\bluetooth\ble_central\keil_107xPORTMACRO_H 14portCHAR char5portFLOAT float6portDOUBLE double7portLONG long8portSHORT short9portSTACK_TYPE uint32_t:portBASE_TYPE longIportMAX_DELAY ( TickType_t ) 0xffffffffULNportTICK_TYPE_IS_ATOMIC 1SportSTACK_GROWTH ( -1 )VportBYTE_ALIGNMENT 8\portNVIC_INT_CTRL_REG ( *( ( volatile uint32_t * ) 0xe000ed04 ) )]portNVIC_PENDSVSET_BIT ( 1UL << 28UL )^portYIELD() vPortYield()_portEND_SWITCHING_ISR(xSwitchRequired) do { if( xSwitchRequired ) portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT; } while( 0 )`portYIELD_FROM_ISR(x) portEND_SWITCHING_ISR( x )iportSET_INTERRUPT_MASK_FROM_ISR() ulSetInterruptMaskFromISR()jportCLEAR_INTERRUPT_MASK_FROM_ISR(x) vClearInterruptMaskFromISR( x )kportDISABLE_INTERRUPTS() __set_PRIMASK(1)lportENABLE_INTERRUPTS() __set_PRIMASK(0)mportENTER_CRITICAL() vPortEnterCritical()nportEXIT_CRITICAL() vPortExitCritical()uportSUPPRESS_TICKS_AND_SLEEP(xExpectedIdleTime) vPortSuppressTicksAndSleep( xExpectedIdleTime )zportTASK_FUNCTION_PROTO(vFunction,pvParameters) void vFunction( void * pvParameters ){portTASK_FUNCTION(vFunction,pvParameters) void vFunction( void * pvParameters )}portNOP() y ..\..\..\..\os\freertos\portable\RVDS\ARM_CM0\..\..\..\..\config\portmacro.hFreeRTOSConfig.h\
..\..\..\..\os\freertos\portable\RVDS\ARM_CM0\portmacro.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\pan1070-ndk-v0.7.0\01_SDK\nimble\samples\bluetooth\ble_central\keil_107xlongunsigned longPStackType_tY<PBaseType_tõ=PUBaseType_tý>PTickType_tYHMPU_WRAPPERS_H ±PRIVILEGED_FUNCTION ²PRIVILEGED_DATA ³FREERTOS_SYSTEM_CALL PF ..\..\..\..\os\freertos\include\mpu_wrappers.hè
..\..\..\..\os\freertos\include\mpu_wrappers.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\pan1070-ndk-v0.7.0\01_SDK\nimble\samples\bluetooth\ble_central\keil_107x !"PORTABLE_H .5=portBYTE_ALIGNMENT_MASK ( 0x0007 )IportUSING_MPU_WRAPPERS 0MportNUM_CONFIGURABLE_REGIONS 1QportHAS_STACK_OVERFLOW_CHECKING 0UportARCH_NAME NULLZconfigSTACK_ALLOCATION_FROM_SEPARATE_HEAP 0c»pvPortMallocStack pvPortMalloc¼vPortFreeStack vPortFreeèLPTMR_CURR_CNT_VAL_REG (0x50020014)¸® ..\..\..\..\os\freertos\include\..\..\..\..\os\freertos\portable\RVDS\ARM_CM0\portable.hdeprecated_definitions.hportmacro.hmpu_wrappers.h
..\..\..\..\os\freertos\include\portable.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\pan1070-ndk-v0.7.0\01_SDK\nimble\samples\bluetooth\ble_central\keil_107x)£HeapRegionpucStartAddress##xSizeInBytesÓ#":PHeapRegion_tæ)ÒxHeapStatsxAvailableHeapSpaceInBytesÓ#xSizeOfLargestFreeBlockInBytesÓ#xSizeOfSmallestFreeBlockInBytesÓ#xNumberOfFreeBlocksÓ#xMinimumEverFreeBytesRemainingÓ#xNumberOfSuccessfulAllocationsÓ#xNumberOfSuccessfulFreesÓ#PHeapStats_t>;élp_get_curr_tmr_cntYa__resultY#$%INC_FREERTOS_H #2;>AjconfigUSE_C_RUNTIME_TLS_SUPPORT 0ÈINCLUDE_xTaskDelayUntil INCLUDE_vTaskDelayUntilconfigNUM_THREAD_LOCAL_STORAGE_POINTERS 0§configUSE_ALTERNATIVE_API 0«portCRITICAL_NESTING_IN_TCB 0¾configASSERT_DEFINED 1ÇconfigPRECONDITION(X) configASSERT( X )ÈconfigPRECONDITION_DEFINED 0ÎportMEMORY_BARRIER() ÒportSOFTWARE_BARRIER() ïportCLEAN_UP_TCB(pxTCB) ( void ) ( pxTCB )óportPRE_TASK_DELETE_HOOK(pvTaskToDelete,pxYieldPending) ÷portSETUP_TCB(pxTCB) ( void ) ( pxTCB )configUSE_MINI_LIST_ITEM 1portPOINTER_SIZE_TYPE uint32_ttraceSTART() traceEND() traceTASK_SWITCHED_IN() ¦traceINCREASE_TICK_COUNT(x) «traceLOW_POWER_IDLE_BEGIN() °traceLOW_POWER_IDLE_END() ·traceTASK_SWITCHED_OUT() ÁtraceTASK_PRIORITY_INHERIT(pxTCBOfMutexHolder,uxInheritedPriority) ÊtraceTASK_PRIORITY_DISINHERIT(pxTCBOfMutexHolder,uxOriginalPriority) ÓtraceBLOCKING_ON_QUEUE_RECEIVE(pxQueue) ÜtraceBLOCKING_ON_QUEUE_PEEK(pxQueue) åtraceBLOCKING_ON_QUEUE_SEND(pxQueue) éconfigCHECK_FOR_STACK_OVERFLOW 0íconfigRECORD_STACK_HIGH_ADDRESS 0ñconfigINCLUDE_FREERTOS_TASK_C_ADDITIONS_H 0÷traceMOVED_TASK_TO_READY_STATE(pxTCB) ûtracePOST_MOVED_TASK_TO_READY_STATE(pxTCB) ÿtraceQUEUE_CREATE(pxNewQueue) traceQUEUE_CREATE_FAILED(ucQueueType) traceCREATE_MUTEX(pxNewQueue) traceCREATE_MUTEX_FAILED() traceGIVE_MUTEX_RECURSIVE(pxMutex) traceGIVE_MUTEX_RECURSIVE_FAILED(pxMutex) traceTAKE_MUTEX_RECURSIVE(pxMutex) traceTAKE_MUTEX_RECURSIVE_FAILED(pxMutex) traceCREATE_COUNTING_SEMAPHORE() £traceCREATE_COUNTING_SEMAPHORE_FAILED() §traceQUEUE_SET_SEND traceQUEUE_SEND«traceQUEUE_SEND(pxQueue) ¯traceQUEUE_SEND_FAILED(pxQueue) ³traceQUEUE_RECEIVE(pxQueue) ·traceQUEUE_PEEK(pxQueue) »traceQUEUE_PEEK_FAILED(pxQueue) ¿traceQUEUE_PEEK_FROM_ISR(pxQueue) ÃtraceQUEUE_RECEIVE_FAILED(pxQueue) ÇtraceQUEUE_SEND_FROM_ISR(pxQueue) ËtraceQUEUE_SEND_FROM_ISR_FAILED(pxQueue) ÏtraceQUEUE_RECEIVE_FROM_ISR(pxQueue) ÓtraceQUEUE_RECEIVE_FROM_ISR_FAILED(pxQueue) ×traceQUEUE_PEEK_FROM_ISR_FAILED(pxQueue) ÛtraceQUEUE_DELETE(pxQueue) ßtraceTASK_CREATE(pxNewTCB) ãtraceTASK_CREATE_FAILED() çtraceTASK_DELETE(pxTaskToDelete) ëtraceTASK_DELAY_UNTIL(x) ïtraceTASK_DELAY() ótraceTASK_PRIORITY_SET(pxTask,uxNewPriority) ÷traceTASK_SUSPEND(pxTaskToSuspend) ûtraceTASK_RESUME(pxTaskToResume) ÿtraceTASK_RESUME_FROM_ISR(pxTaskToResume) traceTASK_INCREMENT_TICK(xTickCount) traceTIMER_CREATE(pxNewTimer) traceTIMER_CREATE_FAILED() traceTIMER_COMMAND_SEND(xTimer,xMessageID,xMessageValueValue,xReturn) traceTIMER_EXPIRED(pxTimer) traceTIMER_COMMAND_RECEIVED(pxTimer,xMessageID,xMessageValue) traceMALLOC(pvAddress,uiSize) traceFREE(pvAddress,uiSize) £traceEVENT_GROUP_CREATE(xEventGroup) §traceEVENT_GROUP_CREATE_FAILED() «traceEVENT_GROUP_SYNC_BLOCK(xEventGroup,uxBitsToSet,uxBitsToWaitFor) ¯traceEVENT_GROUP_SYNC_END(xEventGroup,uxBitsToSet,uxBitsToWaitFor,xTimeoutOccurred) ( void ) ( xTimeoutOccurred )³traceEVENT_GROUP_WAIT_BITS_BLOCK(xEventGroup,uxBitsToWaitFor) ·traceEVENT_GROUP_WAIT_BITS_END(xEventGroup,uxBitsToWaitFor,xTimeoutOccurred) ( void ) ( xTimeoutOccurred )»traceEVENT_GROUP_CLEAR_BITS(xEventGroup,uxBitsToClear) ¿traceEVENT_GROUP_CLEAR_BITS_FROM_ISR(xEventGroup,uxBitsToClear) ÃtraceEVENT_GROUP_SET_BITS(xEventGroup,uxBitsToSet) ÇtraceEVENT_GROUP_SET_BITS_FROM_ISR(xEventGroup,uxBitsToSet) ËtraceEVENT_GROUP_DELETE(xEventGroup) ÏtracePEND_FUNC_CALL(xFunctionToPend,pvParameter1,ulParameter2,ret) ÓtracePEND_FUNC_CALL_FROM_ISR(xFunctionToPend,pvParameter1,ulParameter2,ret) ×traceQUEUE_REGISTRY_ADD(xQueue,pcQueueName) ÛtraceTASK_NOTIFY_TAKE_BLOCK(uxIndexToWait) ßtraceTASK_NOTIFY_TAKE(uxIndexToWait) ãtraceTASK_NOTIFY_WAIT_BLOCK(uxIndexToWait) çtraceTASK_NOTIFY_WAIT(uxIndexToWait) ëtraceTASK_NOTIFY(uxIndexToNotify) ïtraceTASK_NOTIFY_FROM_ISR(uxIndexToNotify) ótraceTASK_NOTIFY_GIVE_FROM_ISR(uxIndexToNotify) ÷traceSTREAM_BUFFER_CREATE_FAILED(xIsMessageBuffer) ûtraceSTREAM_BUFFER_CREATE_STATIC_FAILED(xReturn,xIsMessageBuffer) ÿtraceSTREAM_BUFFER_CREATE(pxStreamBuffer,xIsMessageBuffer) traceSTREAM_BUFFER_DELETE(xStreamBuffer) traceSTREAM_BUFFER_RESET(xStreamBuffer) traceBLOCKING_ON_STREAM_BUFFER_SEND(xStreamBuffer) traceSTREAM_BUFFER_SEND(xStreamBuffer,xBytesSent) traceSTREAM_BUFFER_SEND_FAILED(xStreamBuffer) traceSTREAM_BUFFER_SEND_FROM_ISR(xStreamBuffer,xBytesSent) traceBLOCKING_ON_STREAM_BUFFER_RECEIVE(xStreamBuffer) traceSTREAM_BUFFER_RECEIVE(xStreamBuffer,xReceivedLength) £traceSTREAM_BUFFER_RECEIVE_FAILED(xStreamBuffer) §traceSTREAM_BUFFER_RECEIVE_FROM_ISR(xStreamBuffer,xReceivedLength) «configGENERATE_RUN_TIME_STATS 0½portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() ÅportPRIVILEGE_BIT ( ( UBaseType_t ) 0x00 )ÉportYIELD_WITHIN_API portYIELDÝconfigPRE_SUPPRESS_TICKS_AND_SLEEP_PROCESSING(x) áconfigPRE_SLEEP_PROCESSING(x) åconfigPOST_SLEEP_PROCESSING(x) íportTASK_USES_FLOATING_POINT() ñportALLOCATE_SECURE_CONTEXT(ulSecureStackSize) õportDONT_DISCARD ýconfigINCLUDE_APPLICATION_DEFINED_PRIVILEGED_FUNCTIONS 0configUSE_STATS_FORMATTING_FUNCTIONS 0portASSERT_IF_INTERRUPT_PRIORITY_INVALID() configUSE_TRACE_FACILITY 0mtCOVERAGE_TEST_MARKER() mtCOVERAGE_TEST_DELAY() portASSERT_IF_IN_ISR() configUSE_PORT_OPTIMISED_TASK_SELECTION 0configAPPLICATION_ALLOCATED_HEAP 0¥configTASK_NOTIFICATION_ARRAY_ENTRIES 1configUSE_POSIX_ERRNO 0³configUSE_SB_COMPLETED_CALLBACK 0ÒconfigSTACK_DEPTH_TYPE uint16_tÚconfigRUN_TIME_COUNTER_TYPE uint32_tâconfigMESSAGE_BUFFER_LENGTH_TYPE size_tïconfigINITIAL_TICK_COUNT 0ÿportTICK_TYPE_ENTER_CRITICAL() portTICK_TYPE_EXIT_CRITICAL() portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR() 0portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR(x) ( void ) ( x )configENABLE_BACKWARD_COMPATIBILITY 1configPRINTF(X) configMAX(a,b) ( ( ( a ) > ( b ) ) ? ( a ) : ( b ) )¥configMIN(a,b) ( ( ( a ) < ( b ) ) ? ( a ) : ( b ) )©eTaskStateGet eTaskGetStateªportTickType TickType_t«xTaskHandle TaskHandle_t¬xQueueHandle QueueHandle_txSemaphoreHandle SemaphoreHandle_t®xQueueSetHandle QueueSetHandle_t¯xQueueSetMemberHandle QueueSetMemberHandle_t°xTimeOutType TimeOut_t±xMemoryRegion MemoryRegion_t²xTaskParameters TaskParameters_t³xTaskStatusType TaskStatus_t´xTimerHandle TimerHandle_tµxCoRoutineHandle CoRoutineHandle_t¶pdTASK_HOOK_CODE TaskHookFunction_t·portTICK_RATE_MS portTICK_PERIOD_MS¸pcTaskGetTaskName pcTaskGetName¹pcTimerGetTimerName pcTimerGetNameºpcQueueGetQueueName pcQueueGetName»vTaskGetTaskInfo vTaskGetInfo¼xTaskGetIdleRunTimeCounter ulTaskGetIdleRunTimeCounterÀtmrTIMER_CALLBACK TimerCallbackFunction_tÁpdTASK_CODE TaskFunction_tÂxListItem ListItem_tÃxList List_tÇpxContainer pvContainerÓconfigUSE_TASK_FPU_SUPPORT 1åconfigENABLE_MVE 0õconfigRUN_ADDITIONAL_TESTS 0£    tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE ( ( ( portUSING_MPU_WRAPPERS == 0 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) || ( ( portUSING_MPU_WRAPPERS == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) )ÌÃ ..\..\..\..\os\freertos\include\C:\Keil_v5\ARM\ARMCC\Bin\..\include\..\..\..\..\config\FreeRTOS.hstddef.hstdint.hFreeRTOSConfig.hprojdefs.hportable.hX
..\..\..\..\os\freertos\include\FreeRTOS.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\pan1070-ndk-v0.7.0\01_SDK\nimble\samples\bluetooth\ble_central\keil_107xuvoid"æPStaticListItem_t¼    ")ÏxSTATIC_MINI_LIST_ITEMxDummy2H#¾ìpvDummy35#PStaticMiniListItem_t    È    +)¯xSTATIC_LISTuxDummy25#pvDummy3ì#xDummy4O#PStaticList_tlÙ    )¡xSTATIC_TCBTpxDummy1ì#íðxDummy3ä#uxDummy55#,pxDummy6ì#0©:ucDummy7#4Ä5uxDummy129#DàYulDummy18U#Lü:ucDummy19q#PucDummy21:#QPStaticTask_tÄ
S×pvDummy2ìuxDummy25)êxSTATIC_QUEUELòìpvDummy1é#u¶#¯xDummy3#®5uxDummy4##8É:ucDummy5>#DpvDummy7ì#HPStaticQueue_t×Â
PStaticSemaphore_tjÃ
)ÓxSTATIC_EVENT_GROUPxDummy1H#xDummy2¯#PStaticEventGroup_tß
)åxSTATIC_TIMER(pvDummy1ì#xDummy2ð#xDummy3H#pvDummy5ì#pvDummy6ô# ucDummy8:#$PStaticTimer_tîú
)Ü    xSTATIC_STREAM_BUFFER      ÓuxDummy1#¹    ìpvDummy2°#ucDummy3:#PStaticStreamBuffer_t{PStaticMessageBuffer_tÜ)Ø
xSTATIC_LIST_ITEMxDummy2H#Ç
ìpvDummy3>#'();LIST_H ^configLIST_VOLATILE nlistFIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE olistSECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE plistFIRST_LIST_INTEGRITY_CHECK_VALUE qlistSECOND_LIST_INTEGRITY_CHECK_VALUE rlistSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE(pxItem) slistSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE(pxItem) tlistSET_LIST_INTEGRITY_CHECK_1_VALUE(pxList) ulistSET_LIST_INTEGRITY_CHECK_2_VALUE(pxList) vlistTEST_LIST_ITEM_INTEGRITY(pxItem) wlistTEST_LIST_INTEGRITY(pxList) ¼listSET_LIST_ITEM_OWNER(pxListItem,pxOwner) ( ( pxListItem )->pvOwner = ( void * ) ( pxOwner ) )ÅlistGET_LIST_ITEM_OWNER(pxListItem) ( ( pxListItem )->pvOwner )ÎlistSET_LIST_ITEM_VALUE(pxListItem,xValue) ( ( pxListItem )->xItemValue = ( xValue ) )ØlistGET_LIST_ITEM_VALUE(pxListItem) ( ( pxListItem )->xItemValue )álistGET_ITEM_VALUE_OF_HEAD_ENTRY(pxList) ( ( ( pxList )->xListEnd ).pxNext->xItemValue )élistGET_HEAD_ENTRY(pxList) ( ( ( pxList )->xListEnd ).pxNext )ñlistGET_NEXT(pxListItem) ( ( pxListItem )->pxNext )ùlistGET_END_MARKER(pxList) ( ( ListItem_t const * ) ( &( ( pxList )->xListEnd ) ) )listLIST_IS_EMPTY(pxList) ( ( ( pxList )->uxNumberOfItems == ( UBaseType_t ) 0 ) ? pdTRUE : pdFALSE )listCURRENT_LIST_LENGTH(pxList) ( ( pxList )->uxNumberOfItems )listGET_OWNER_OF_NEXT_ENTRY(pxTCB,pxList) { List_t * const pxConstList = ( pxList ); ( pxConstList )->pxIndex = ( pxConstList )->pxIndex->pxNext; if( ( void * ) ( pxConstList )->pxIndex == ( void * ) &( ( pxConstList )->xListEnd ) ) { ( pxConstList )->pxIndex = ( pxConstList )->pxIndex->pxNext; } ( pxTCB ) = ( pxConstList )->pxIndex->pvOwner; }ºlistREMOVE_ITEM(pxItemToRemove) { List_t * const pxList = ( pxItemToRemove )->pxContainer; ( pxItemToRemove )->pxNext->pxPrevious = ( pxItemToRemove )->pxPrevious; ( pxItemToRemove )->pxPrevious->pxNext = ( pxItemToRemove )->pxNext; if( pxList->pxIndex == ( pxItemToRemove ) ) { pxList->pxIndex = ( pxItemToRemove )->pxPrevious; } ( pxItemToRemove )->pxContainer = NULL; ( pxList->uxNumberOfItems )--; }âlistINSERT_END(pxList,pxNewListItem) { ListItem_t * const pxIndex = ( pxList )->pxIndex; listTEST_LIST_INTEGRITY( ( pxList ) ); listTEST_LIST_ITEM_INTEGRITY( ( pxNewListItem ) ); ( pxNewListItem )->pxNext = pxIndex; ( pxNewListItem )->pxPrevious = pxIndex->pxPrevious; pxIndex->pxPrevious->pxNext = ( pxNewListItem ); pxIndex->pxPrevious = ( pxNewListItem ); ( pxNewListItem )->pxContainer = ( pxList ); ( ( pxList )->uxNumberOfItems )++; }listGET_OWNER_OF_HEAD_ENTRY(pxList) ( ( &( ( pxList )->xListEnd ) )->pxNext->pvOwner )listIS_CONTAINED_WITHIN(pxList,pxListItem) ( ( ( pxListItem )->pxContainer == ( pxList ) ) ? ( pdTRUE ) : ( pdFALSE ) )listLIST_ITEM_CONTAINER(pxListItem) ( ( pxListItem )->pxContainer )¥listLIST_IS_INITIALISED(pxList) ( ( pxList )->xListEnd.xItemValue == portMAX_DELAY )H> ..\..\..\..\os\freertos\include\list.h(
..\..\..\..\os\freertos\include\list.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\pan1070-ndk-v0.7.0\01_SDK\nimble\samples\bluetooth\ble_central\keil_107xuvoid"âPListItem_t¹)ÈxMINI_LIST_ITEMxItemValueH#pxNext##pxPrevious##PMiniListItem_tÿ¤$) xLISTuxNumberOfItems #pxIndex¦#xListEndH#t5"ìPList_t_³)£xLIST_ITEMxItemValueH#pxNext##pxPrevious##pvOwnerè#"_pvContainer#"¹+,-INC_TASK_H %8tskKERNEL_VERSION_NUMBER "V10.5.1"9tskKERNEL_VERSION_MAJOR 10:tskKERNEL_VERSION_MINOR 5;tskKERNEL_VERSION_BUILD 1?tskMPU_REGION_READ_ONLY ( 1UL << 0UL )@tskMPU_REGION_READ_WRITE ( 1UL << 1UL )AtskMPU_REGION_EXECUTE_NEVER ( 1UL << 2UL )BtskMPU_REGION_NORMAL_MEMORY ( 1UL << 3UL )CtskMPU_REGION_DEVICE_MEMORY ( 1UL << 4UL )JtskDEFAULT_INDEX_TO_NOTIFY ( 0 )ºtskIDLE_PRIORITY ( ( UBaseType_t ) 0U )ÄtaskYIELD() portYIELD()ÒtaskENTER_CRITICAL() portENTER_CRITICAL()ÓtaskENTER_CRITICAL_FROM_ISR() portSET_INTERRUPT_MASK_FROM_ISR()átaskEXIT_CRITICAL() portEXIT_CRITICAL()âtaskEXIT_CRITICAL_FROM_ISR(x) portCLEAR_INTERRUPT_MASK_FROM_ISR( x )ìtaskDISABLE_INTERRUPTS() portDISABLE_INTERRUPTS()ötaskENABLE_INTERRUPTS() portENABLE_INTERRUPTS()ûtaskSCHEDULER_SUSPENDED ( ( BaseType_t ) 0 )ütaskSCHEDULER_NOT_STARTED ( ( BaseType_t ) 1 )ýtaskSCHEDULER_RUNNING ( ( BaseType_t ) 2 )ävTaskDelayUntil(pxPreviousWakeTime,xTimeIncrement) do { ( void ) xTaskDelayUntil( ( pxPreviousWakeTime ), ( xTimeIncrement ) ); } while( 0 )xTaskNotify(xTaskToNotify,ulValue,eAction) xTaskGenericNotify( ( xTaskToNotify ), ( tskDEFAULT_INDEX_TO_NOTIFY ), ( ulValue ), ( eAction ), NULL )xTaskNotifyIndexed(xTaskToNotify,uxIndexToNotify,ulValue,eAction) xTaskGenericNotify( ( xTaskToNotify ), ( uxIndexToNotify ), ( ulValue ), ( eAction ), NULL )¶xTaskNotifyAndQuery(xTaskToNotify,ulValue,eAction,pulPreviousNotifyValue) xTaskGenericNotify( ( xTaskToNotify ), ( tskDEFAULT_INDEX_TO_NOTIFY ), ( ulValue ), ( eAction ), ( pulPreviousNotifyValue ) )¸xTaskNotifyAndQueryIndexed(xTaskToNotify,uxIndexToNotify,ulValue,eAction,pulPreviousNotifyValue) xTaskGenericNotify( ( xTaskToNotify ), ( uxIndexToNotify ), ( ulValue ), ( eAction ), ( pulPreviousNotifyValue ) )²xTaskNotifyFromISR(xTaskToNotify,ulValue,eAction,pxHigherPriorityTaskWoken) xTaskGenericNotifyFromISR( ( xTaskToNotify ), ( tskDEFAULT_INDEX_TO_NOTIFY ), ( ulValue ), ( eAction ), NULL, ( pxHigherPriorityTaskWoken ) )´xTaskNotifyIndexedFromISR(xTaskToNotify,uxIndexToNotify,ulValue,eAction,pxHigherPriorityTaskWoken) xTaskGenericNotifyFromISR( ( xTaskToNotify ), ( uxIndexToNotify ), ( ulValue ), ( eAction ), NULL, ( pxHigherPriorityTaskWoken ) )ÏxTaskNotifyAndQueryIndexedFromISR(xTaskToNotify,uxIndexToNotify,ulValue,eAction,pulPreviousNotificationValue,pxHigherPriorityTaskWoken) xTaskGenericNotifyFromISR( ( xTaskToNotify ), ( uxIndexToNotify ), ( ulValue ), ( eAction ), ( pulPreviousNotificationValue ), ( pxHigherPriorityTaskWoken ) )ÑxTaskNotifyAndQueryFromISR(xTaskToNotify,ulValue,eAction,pulPreviousNotificationValue,pxHigherPriorityTaskWoken) xTaskGenericNotifyFromISR( ( xTaskToNotify ), ( tskDEFAULT_INDEX_TO_NOTIFY ), ( ulValue ), ( eAction ), ( pulPreviousNotificationValue ), ( pxHigherPriorityTaskWoken ) )ÁxTaskNotifyWait(ulBitsToClearOnEntry,ulBitsToClearOnExit,pulNotificationValue,xTicksToWait) xTaskGenericNotifyWait( tskDEFAULT_INDEX_TO_NOTIFY, ( ulBitsToClearOnEntry ), ( ulBitsToClearOnExit ), ( pulNotificationValue ), ( xTicksToWait ) )ÃxTaskNotifyWaitIndexed(uxIndexToWaitOn,ulBitsToClearOnEntry,ulBitsToClearOnExit,pulNotificationValue,xTicksToWait) xTaskGenericNotifyWait( ( uxIndexToWaitOn ), ( ulBitsToClearOnEntry ), ( ulBitsToClearOnExit ), ( pulNotificationValue ), ( xTicksToWait ) )xTaskNotifyGive(xTaskToNotify) xTaskGenericNotify( ( xTaskToNotify ), ( tskDEFAULT_INDEX_TO_NOTIFY ), ( 0 ), eIncrement, NULL )xTaskNotifyGiveIndexed(xTaskToNotify,uxIndexToNotify) xTaskGenericNotify( ( xTaskToNotify ), ( uxIndexToNotify ), ( 0 ), eIncrement, NULL )åvTaskNotifyGiveFromISR(xTaskToNotify,pxHigherPriorityTaskWoken) vTaskGenericNotifyGiveFromISR( ( xTaskToNotify ), ( tskDEFAULT_INDEX_TO_NOTIFY ), ( pxHigherPriorityTaskWoken ) )çvTaskNotifyGiveIndexedFromISR(xTaskToNotify,uxIndexToNotify,pxHigherPriorityTaskWoken) vTaskGenericNotifyGiveFromISR( ( xTaskToNotify ), ( uxIndexToNotify ), ( pxHigherPriorityTaskWoken ) )ÏulTaskNotifyTake(xClearCountOnExit,xTicksToWait) ulTaskGenericNotifyTake( ( tskDEFAULT_INDEX_TO_NOTIFY ), ( xClearCountOnExit ), ( xTicksToWait ) )ÑulTaskNotifyTakeIndexed(uxIndexToWaitOn,xClearCountOnExit,xTicksToWait) ulTaskGenericNotifyTake( ( uxIndexToWaitOn ), ( xClearCountOnExit ), ( xTicksToWait ) )xTaskNotifyStateClear(xTask) xTaskGenericNotifyStateClear( ( xTask ), ( tskDEFAULT_INDEX_TO_NOTIFY ) )xTaskNotifyStateClearIndexed(xTask,uxIndexToClear) xTaskGenericNotifyStateClear( ( xTask ), ( uxIndexToClear ) )ÑulTaskNotifyValueClear(xTask,ulBitsToClear) ulTaskGenericNotifyValueClear( ( xTask ), ( tskDEFAULT_INDEX_TO_NOTIFY ), ( ulBitsToClear ) )ÓulTaskNotifyValueClearIndexed(xTask,uxIndexToClear,ulBitsToClear) ulTaskGenericNotifyValueClear( ( xTask ), ( uxIndexToClear ), ( ulBitsToClear ) )TH ..\..\..\..\os\freertos\include\task.hlist.hø
..\..\..\..\os\freertos\include\task.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\pan1070-ndk-v0.7.0\01_SDK\nimble\samples\bluetooth\ble_central\keil_107xuvoidchar"â"ëPTaskHandle_tçW&PTaskHookFunction_tô]óeRunningeReadyeBlockedeSuspendedeDeletedeInvalidPeTaskState&hèeNoActioneSetBitseIncrementeSetValueWithOverwriteeSetValueWithoutOverwritePeNotifyActionr)½xTIME_OUTxOverflowCount##xTimeOnEnteringH#PTimeOut_tý{)¦xMEMORY_REGIONpvBaseAddressð#ulLengthInBytesY#ulParametersY#PMemoryRegion_tN)âxTASK_PARAMETERS$pvTaskCodeô#pcNamef#usStackDepthI#pvParametersð#uxPriority5#puxStackBufferj#Ñ¦xRegionsH#è"b"PTaskParameters_t½)äxTASK_STATUS$xHandleø#pcTaskNamef#xTaskNumber5#eCurrentStates#uxCurrentPriority5#uxBasePriority5#ulRunTimeCounterY#pxStackBasej#usStackHighWaterMarkI# PTaskStatus_t©¹    eAbortSleepeStandardSleepeNoTasksWaitingTimeoutPeSleepModeStatusy³-tskTaskControlBlock"ÒNø    #%ð/01QUEUE_H +DqueueSEND_TO_BACK ( ( BaseType_t ) 0 )EqueueSEND_TO_FRONT ( ( BaseType_t ) 1 )FqueueOVERWRITE ( ( BaseType_t ) 2 )IqueueQUEUE_TYPE_BASE ( ( uint8_t ) 0U )JqueueQUEUE_TYPE_SET ( ( uint8_t ) 0U )KqueueQUEUE_TYPE_MUTEX ( ( uint8_t ) 1U )LqueueQUEUE_TYPE_COUNTING_SEMAPHORE ( ( uint8_t ) 2U )MqueueQUEUE_TYPE_BINARY_SEMAPHORE ( ( uint8_t ) 3U )NqueueQUEUE_TYPE_RECURSIVE_MUTEX ( ( uint8_t ) 4U )xQueueCreate(uxQueueLength,uxItemSize) xQueueGenericCreate( ( uxQueueLength ), ( uxItemSize ), ( queueQUEUE_TYPE_BASE ) )¼xQueueSendToFront(xQueue,pvItemToQueue,xTicksToWait) xQueueGenericSend( ( xQueue ), ( pvItemToQueue ), ( xTicksToWait ), queueSEND_TO_FRONT )xQueueSendToBack(xQueue,pvItemToQueue,xTicksToWait) xQueueGenericSend( ( xQueue ), ( pvItemToQueue ), ( xTicksToWait ), queueSEND_TO_BACK )äxQueueSend(xQueue,pvItemToQueue,xTicksToWait) xQueueGenericSend( ( xQueue ), ( pvItemToQueue ), ( xTicksToWait ), queueSEND_TO_BACK )¸xQueueOverwrite(xQueue,pvItemToQueue) xQueueGenericSend( ( xQueue ), ( pvItemToQueue ), 0, queueOVERWRITE )ðxQueueSendToFrontFromISR(xQueue,pvItemToQueue,pxHigherPriorityTaskWoken) xQueueGenericSendFromISR( ( xQueue ), ( pvItemToQueue ), ( pxHigherPriorityTaskWoken ), queueSEND_TO_FRONT )¸xQueueSendToBackFromISR(xQueue,pvItemToQueue,pxHigherPriorityTaskWoken) xQueueGenericSendFromISR( ( xQueue ), ( pvItemToQueue ), ( pxHigherPriorityTaskWoken ), queueSEND_TO_BACK )    xQueueOverwriteFromISR(xQueue,pvItemToQueue,pxHigherPriorityTaskWoken) xQueueGenericSendFromISR( ( xQueue ), ( pvItemToQueue ), ( pxHigherPriorityTaskWoken ), queueOVERWRITE )Û    xQueueSendFromISR(xQueue,pvItemToQueue,pxHigherPriorityTaskWoken) xQueueGenericSendFromISR( ( xQueue ), ( pvItemToQueue ), ( pxHigherPriorityTaskWoken ), queueSEND_TO_BACK )ÉxQueueReset(xQueue) xQueueGenericReset( ( xQueue ), pdFALSE )TI ..\..\..\..\os\freertos\include\queue.htask.hD
..\..\..\..\os\freertos\include\queue.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\pan1070-ndk-v0.7.0\01_SDK\nimble\samples\bluetooth\ble_central\keil_107x-QueueDefinition"ãPQueueHandle_tô3$PQueueSetHandle_tô:$PQueueSetMemberHandle_tôA$345SEMAPHORE_H $(semBINARY_SEMAPHORE_QUEUE_LENGTH ( ( uint8_t ) 1U ))semSEMAPHORE_QUEUE_ITEM_LENGTH ( ( uint8_t ) 0U )*semGIVE_BLOCK_TIME ( ( TickType_t ) 0U )avSemaphoreCreateBinary(xSemaphore) { ( xSemaphore ) = xQueueGenericCreate( ( UBaseType_t ) 1, semSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_BINARY_SEMAPHORE ); if( ( xSemaphore ) != NULL ) { ( void ) xSemaphoreGive( ( xSemaphore ) ); } }§xSemaphoreCreateBinary() xQueueGenericCreate( ( UBaseType_t ) 1, semSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_BINARY_SEMAPHORE )ªxSemaphoreTake(xSemaphore,xBlockTime) xQueueSemaphoreTake( ( xSemaphore ), ( xBlockTime ) )xSemaphoreTakeRecursive(xMutex,xBlockTime) xQueueTakeMutexRecursive( ( xMutex ), ( xBlockTime ) )ÌxSemaphoreGive(xSemaphore) xQueueGenericSend( ( QueueHandle_t ) ( xSemaphore ), NULL, semGIVE_BLOCK_TIME, queueSEND_TO_BACK )£xSemaphoreGiveRecursive(xMutex) xQueueGiveMutexRecursive( ( xMutex ) )xSemaphoreGiveFromISR(xSemaphore,pxHigherPriorityTaskWoken) xQueueGiveFromISR( ( QueueHandle_t ) ( xSemaphore ), ( pxHigherPriorityTaskWoken ) )£xSemaphoreTakeFromISR(xSemaphore,pxHigherPriorityTaskWoken) xQueueReceiveFromISR( ( QueueHandle_t ) ( xSemaphore ), NULL, ( pxHigherPriorityTaskWoken ) )ßxSemaphoreCreateMutex() xQueueCreateMutex( queueQUEUE_TYPE_MUTEX )äxSemaphoreCreateRecursiveMutex() xQueueCreateMutex( queueQUEUE_TYPE_RECURSIVE_MUTEX )xSemaphoreCreateCounting(uxMaxCount,uxInitialCount) xQueueCreateCountingSemaphore( ( uxMaxCount ), ( uxInitialCount ) )évSemaphoreDelete(xSemaphore) vQueueDelete( ( QueueHandle_t ) ( xSemaphore ) )ûxSemaphoreGetMutexHolder(xSemaphore) xQueueGetMutexHolder( ( xSemaphore ) )    xSemaphoreGetMutexHolderFromISR(xSemaphore) xQueueGetMutexHolderFromISR( ( xSemaphore ) )    uxSemaphoreGetCount(xSemaphore) uxQueueMessagesWaiting( ( QueueHandle_t ) ( xSemaphore ) )§    uxSemaphoreGetCountFromISR(xSemaphore) uxQueueMessagesWaitingFromISR( ( QueueHandle_t ) ( xSemaphore ) )TK ..\..\..\..\os\freertos\include\semphr.hqueue.h
..\..\..\..\os\freertos\include\semphr.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\pan1070-ndk-v0.7.0\01_SDK\nimble\samples\bluetooth\ble_central\keil_107xPSemaphoreHandle_tø&789TIMERS_H '9tmrCOMMAND_EXECUTE_CALLBACK_FROM_ISR ( ( BaseType_t ) -2 ):tmrCOMMAND_EXECUTE_CALLBACK ( ( BaseType_t ) -1 );tmrCOMMAND_START_DONT_TRACE ( ( BaseType_t ) 0 )<tmrCOMMAND_START ( ( BaseType_t ) 1 )=tmrCOMMAND_RESET ( ( BaseType_t ) 2 )>tmrCOMMAND_STOP ( ( BaseType_t ) 3 )?tmrCOMMAND_CHANGE_PERIOD ( ( BaseType_t ) 4 )@tmrCOMMAND_DELETE ( ( BaseType_t ) 5 )BtmrFIRST_FROM_ISR_COMMAND ( ( BaseType_t ) 6 )CtmrCOMMAND_START_FROM_ISR ( ( BaseType_t ) 6 )DtmrCOMMAND_RESET_FROM_ISR ( ( BaseType_t ) 7 )EtmrCOMMAND_STOP_FROM_ISR ( ( BaseType_t ) 8 )FtmrCOMMAND_CHANGE_PERIOD_FROM_ISR ( ( BaseType_t ) 9 )ýxTimerStart(xTimer,xTicksToWait) xTimerGenericCommand( ( xTimer ), tmrCOMMAND_START, ( xTaskGetTickCount() ), NULL, ( xTicksToWait ) )¨xTimerStop(xTimer,xTicksToWait) xTimerGenericCommand( ( xTimer ), tmrCOMMAND_STOP, 0U, NULL, ( xTicksToWait ) )ùxTimerChangePeriod(xTimer,xNewPeriod,xTicksToWait) xTimerGenericCommand( ( xTimer ), tmrCOMMAND_CHANGE_PERIOD, ( xNewPeriod ), NULL, ( xTicksToWait ) ) xTimerDelete(xTimer,xTicksToWait) xTimerGenericCommand( ( xTimer ), tmrCOMMAND_DELETE, 0U, NULL, ( xTicksToWait ) )xTimerReset(xTimer,xTicksToWait) xTimerGenericCommand( ( xTimer ), tmrCOMMAND_RESET, ( xTaskGetTickCount() ), NULL, ( xTicksToWait ) )ôxTimerStartFromISR(xTimer,pxHigherPriorityTaskWoken) xTimerGenericCommand( ( xTimer ), tmrCOMMAND_START_FROM_ISR, ( xTaskGetTickCountFromISR() ), ( pxHigherPriorityTaskWoken ), 0U )´xTimerStopFromISR(xTimer,pxHigherPriorityTaskWoken) xTimerGenericCommand( ( xTimer ), tmrCOMMAND_STOP_FROM_ISR, 0, ( pxHigherPriorityTaskWoken ), 0U )þxTimerChangePeriodFromISR(xTimer,xNewPeriod,pxHigherPriorityTaskWoken) xTimerGenericCommand( ( xTimer ), tmrCOMMAND_CHANGE_PERIOD_FROM_ISR, ( xNewPeriod ), ( pxHigherPriorityTaskWoken ), 0U )ÕxTimerResetFromISR(xTimer,pxHigherPriorityTaskWoken) xTimerGenericCommand( ( xTimer ), tmrCOMMAND_RESET_FROM_ISR, ( xTaskGetTickCountFromISR() ), ( pxHigherPriorityTaskWoken ), 0U )TJ ..\..\..\..\os\freertos\include\timers.htask.hl
..\..\..\..\os\freertos\include\timers.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\pan1070-ndk-v0.7.0\01_SDK\nimble\samples\bluetooth\ble_central\keil_107xuvoid"ä"_PTimerHandle_tOP"PTimerCallbackFunction_t[UPPendedFunction_tî[-tmrTimerControl">OÛ%ò"SOí%ê%Y;<=_NPL_FREERTOS_H_ lb ..\..\..\..\host\nimble\porting\npl\freertos\include\nimble/npl_freertos.h
..\..\..\..\host\nimble\porting\npl\freertos\include\nimble/npl_freertos.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\pan1070-ndk-v0.7.0\01_SDK\nimble\samples\bluetooth\ble_central\keil_107x?@A_NIMBLE_NPL_OS_H_     &_Static_assert(__VA_ARGS__...) )BLE_NPL_OS_ALIGNMENT 4+BLE_NPL_TIME_FOREVER portMAX_DELAYU
tj ..\..\..\..\host\nimble\porting\npl\freertos\include\C:\Keil_v5\ARM\ARMCC\Bin\..\include\..\..\..\..\os\freertos\include\..\..\..\..\host\nimble\porting\npl\freertos\include\nimble/nimble/nimble_npl_os.hassert.hstdint.hstring.hFreeRTOS.hqueue.hsemphr.htask.htimers.hnpl_freertos.hnimble_npl_os.hà    
..\..\..\..\host\nimble\porting\npl\freertos\include\nimble/nimble_npl_os.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\pan1070-ndk-v0.7.0\01_SDK\nimble\samples\bluetooth\ble_central\keil_107x_Booluvoidint"")Æble_npl_eventqqø#)ble_npl_callouthandleò#evq#evª    #"')§ble_npl_mutexhandleä#)Èble_npl_semhandleä#;ôXble_npl_os_starteda__result;©^ble_npl_get_current_task_id#a__result#<Ídble_npl_eventq_init$evq"ª    ;jble_npl_eventq_getM$evq$y    tmoa__resultM<·pble_npl_eventq_put$evq$Mev<ävble_npl_eventq_remove$evq$Mev<|ble_npl_event_run$Mev;¿ble_npl_eventq_is_empty$evqa__result<ñble_npl_event_init$Mev$fn$#arg;ªble_npl_event_is_queued$Meva__result;áble_npl_event_get_arg#$Meva__result#<ble_npl_event_set_arg$Mev$#arg;Ç£ble_npl_mutex_init7$Gmua__result7";    ©ble_npl_mutex_pend7$Gmu$y    timeouta__result7;Ê    ¯ble_npl_mutex_release7$Gmua__result7;
µble_npl_sem_init7$sem$Itokensa__result7"§;Õ
»ble_npl_sem_pend7$sem$y    timeouta__result7;Áble_npl_sem_release7$sema__result7;ËÇble_npl_sem_get_countI$sema__resultI<Íble_npl_callout_init$ co$evq$ev_cb$#ev_arg"F;ÖÔble_npl_callout_reset7$ co$y    ticksa__result7<ûÚble_npl_callout_stop$ co;¶ àble_npl_callout_is_active$ coa__result;ñ æble_npl_callout_get_ticksy    $ coa__resulty    ;»ìble_npl_callout_remaining_ticksy    $ co$y    timea__resulty    <ëóble_npl_callout_set_arg$ co$#arg;ùble_npl_time_gety    a__resulty    ;äÿble_npl_time_ms_to_ticks7$Yms$äout_ticksa__result7"Y;¸ble_npl_time_ticks_to_ms7$Yticks$äout_msa__result7;öble_npl_time_ms_to_ticks32y    $Ymsa__resulty    ;¹ble_npl_time_ticks_to_ms32Y$y    ticksa__resultY<ßble_npl_time_delay$y    ticks<ble_npl_hw_set_isr$irqn$    addrO"    ;Í¥ble_npl_hw_enter_criticalYa__resultY<ù¬ble_npl_hw_exit_critical$YctxPble_npl_time_tY3Pble_npl_stime_t4)àble_npl_eventqueued#fn#arg##CDE_NIMBLE_NPL_H_ 54+ ..\..\..\..\host\nimble\nimble\include\C:\Keil_v5\ARM\ARMCC\Bin\..\include\..\..\..\..\host\nimble\porting\npl\freertos\include\..\..\..\..\host\nimble\nimble\include\nimble/nimble/nimble_npl.hstdbool.hstddef.hstdint.hnimble/nimble_npl_os.hnimble_npl.hL
..\..\..\..\host\nimble\nimble\include\nimble/nimble_npl.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\pan1070-ndk-v0.7.0\01_SDK\nimble\samples\bluetooth\ble_central\keil_107xO%M"ª    Pble_npl_event_fnö ·ble_npl_errorBLE_NPL_OKBLE_NPL_ENOMEMBLE_NPL_EINVALBLE_NPL_INVALID_PARAMBLE_NPL_MEM_NOT_ALIGNEDBLE_NPL_BAD_MUTEXBLE_NPL_TIMEOUTBLE_NPL_ERR_IN_ISRBLE_NPL_ERR_PRIVBLE_NPL_OS_NOT_STARTED    BLE_NPL_ENOENT
BLE_NPL_EBUSYBLE_NPL_ERRORPble_npl_error_t2GHI __inttypes_h __ARMCLIB_VERSION 5060037_ARMABI __declspec(__nothrow)_ARMABI_PURE __declspec(__nothrow) __attribute__((const))__PRISCN64 "ll"__PRISCNPTR %PRId8 "d"&PRId16 "d"'PRId32 "d"(PRId64 __PRISCN64 "d")PRIdLEAST8 "d"*PRIdLEAST16 "d"+PRIdLEAST32 "d",PRIdLEAST64 __PRISCN64 "d"-PRIdFAST8 "d".PRIdFAST16 "d"/PRIdFAST32 "d"0PRIdFAST64 __PRISCN64 "d"1PRIdMAX "jd"2PRIdPTR __PRISCNPTR "d"4PRIi8 "i"5PRIi16 "i"6PRIi32 "i"7PRIi64 __PRISCN64 "i"8PRIiLEAST8 "i"9PRIiLEAST16 "i":PRIiLEAST32 "i";PRIiLEAST64 __PRISCN64 "i"<PRIiFAST8 "i"=PRIiFAST16 "i">PRIiFAST32 "i"?PRIiFAST64 __PRISCN64 "i"@PRIiMAX "ji"APRIiPTR __PRISCNPTR "i"CPRIo8 "o"DPRIo16 "o"EPRIo32 "o"FPRIo64 __PRISCN64 "o"GPRIoLEAST8 "o"HPRIoLEAST16 "o"IPRIoLEAST32 "o"JPRIoLEAST64 __PRISCN64 "o"KPRIoFAST8 "o"LPRIoFAST16 "o"MPRIoFAST32 "o"NPRIoFAST64 __PRISCN64 "o"OPRIoMAX "jo"PPRIoPTR __PRISCNPTR "o"RPRIu8 "d"SPRIu16 "d"TPRIu32 "u"UPRIu64 __PRISCN64 "u"VPRIuLEAST8 "d"WPRIuLEAST16 "d"XPRIuLEAST32 "u"YPRIuLEAST64 __PRISCN64 "u"ZPRIuFAST8 "u"[PRIuFAST16 "u"\PRIuFAST32 "u"]PRIuFAST64 __PRISCN64 "u"^PRIuMAX "ju"_PRIuPTR __PRISCNPTR "u"aPRIx8 "x"bPRIx16 "x"cPRIx32 "x"dPRIx64 __PRISCN64 "x"ePRIxLEAST8 "x"fPRIxLEAST16 "x"gPRIxLEAST32 "x"hPRIxLEAST64 __PRISCN64 "x"iPRIxFAST8 "x"jPRIxFAST16 "x"kPRIxFAST32 "x"lPRIxFAST64 __PRISCN64 "x"mPRIxMAX "jx"nPRIxPTR __PRISCNPTR "x"pPRIX8 "X"qPRIX16 "X"rPRIX32 "X"sPRIX64 __PRISCN64 "X"tPRIXLEAST8 "X"uPRIXLEAST16 "X"vPRIXLEAST32 "X"wPRIXLEAST64 __PRISCN64 "X"xPRIXFAST8 "X"yPRIXFAST16 "X"zPRIXFAST32 "X"{PRIXFAST64 __PRISCN64 "X"|PRIXMAX "jX"}PRIXPTR __PRISCNPTR "X"SCNd8 "hhd"SCNd16 "hd"SCNd32 "d"SCNd64 __PRISCN64 "d"SCNdLEAST8 "hhd"SCNdLEAST16 "hd"SCNdLEAST32 "d"SCNdLEAST64 __PRISCN64 "d"SCNdFAST8 "d"SCNdFAST16 "d"SCNdFAST32 "d"SCNdFAST64 __PRISCN64 "d"SCNdMAX "jd"SCNdPTR __PRISCNPTR "d"SCNi8 "hhd"SCNi16 "hi"SCNi32 "i"SCNi64 __PRISCN64 "i"SCNiLEAST8 "hhi"SCNiLEAST16 "hi"SCNiLEAST32 "i"SCNiLEAST64 __PRISCN64 "i"SCNiFAST8 "i"SCNiFAST16 "i"SCNiFAST32 "i"SCNiFAST64 __PRISCN64 "i"SCNiMAX "ji"SCNiPTR __PRISCNPTR "i"SCNo8 "hho"SCNo16 "ho"SCNo32 "o" SCNo64 __PRISCN64 "o"¡SCNoLEAST8 "hho"¢SCNoLEAST16 "ho"£SCNoLEAST32 "o"¤SCNoLEAST64 __PRISCN64 "o"¥SCNoFAST8 "o"¦SCNoFAST16 "o"§SCNoFAST32 "o"¨SCNoFAST64 __PRISCN64 "o"©SCNoMAX "jo"ªSCNoPTR __PRISCNPTR "o"¬SCNu8 "hhu"SCNu16 "hu"®SCNu32 "u"¯SCNu64 __PRISCN64 "u"°SCNuLEAST8 "hhu"±SCNuLEAST16 "hu"²SCNuLEAST32 "u"³SCNuLEAST64 __PRISCN64 "u"´SCNuFAST8 "u"µSCNuFAST16 "u"¶SCNuFAST32 "u"·SCNuFAST64 __PRISCN64 "u"¸SCNuMAX "ju"¹SCNuPTR __PRISCNPTR "u"»SCNx8 "hhx"¼SCNx16 "hx"½SCNx32 "x"¾SCNx64 __PRISCN64 "x"¿SCNxLEAST8 "hhx"ÀSCNxLEAST16 "hx"ÁSCNxLEAST32 "x"ÂSCNxLEAST64 __PRISCN64 "x"ÃSCNxFAST8 "x"ÄSCNxFAST16 "x"ÅSCNxFAST32 "x"ÆSCNxFAST64 __PRISCN64 "x"ÇSCNxMAX "jx"ÈSCNxPTR __PRISCNPTR "x"h^ C:\Keil_v5\ARM\ARMCC\Bin\..\include\inttypes.hstdint.hstddef.hèC:\Keil_v5\ARM\ARMCC\Bin\..\include\inttypes.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]unsigned shortPimaxdiv_t¿Þ2Pwchar_t@)éimaxdiv_tquotæ#remæ#KLMH_ENDIAN_ os_bswap_64(x) ((uint64_t) ((((x) & 0xff00000000000000ull) >> 56) | (((x) & 0x00ff000000000000ull) >> 40) | (((x) & 0x0000ff0000000000ull) >> 24) | (((x) & 0x000000ff00000000ull) >> 8) | (((x) & 0x00000000ff000000ull) << 8) | (((x) & 0x0000000000ff0000ull) << 24) | (((x) & 0x000000000000ff00ull) << 40) | (((x) & 0x00000000000000ffull) << 56)))+os_bswap_32(x) ((uint32_t) ((((x) & 0xff000000) >> 24) | (((x) & 0x00ff0000) >> 8) | (((x) & 0x0000ff00) << 8) | (((x) & 0x000000ff) << 24)))3os_bswap_16(x) ((uint16_t) ((((x) & 0xff00) >> 8) | (((x) & 0x00ff) << 8)))ntohll(x) os_bswap_64(x)htonll ntohllntohl(x) os_bswap_32(x)htonl ntohlhtons(x) os_bswap_16(x)ntohs htonshtobe16(x) os_bswap_16(x)¡htole16(x) ((uint16_t)(x))¥be16toh(x) os_bswap_16(x)©le16toh(x) ((uint16_t)(x))htobe32(x) os_bswap_32(x)±htole32(x) ((uint32_t)(x))µbe32toh(x) os_bswap_32(x)¹le32toh(x) ((uint32_t)(x))½htobe64(x) os_bswap_64(x)Áhtole64(x) ((uint64_t)(x))Åbe64toh(x) os_bswap_64(x)Éle64toh(x) ((uint64_t)(x)) ..\..\..\..\host\nimble\porting\nimble\include\C:\Keil_v5\ARM\ARMCC\Bin\..\include\os/endian.hinttypes.hô
..\..\..\..\host\nimble\porting\nimble\include\os/endian.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\pan1070-ndk-v0.7.0\01_SDK\nimble\samples\bluetooth\ble_central\keil_107xOPQ"_QUEUE_H_ rSLIST_HEAD(name,type) struct name { struct type *slh_first; }wSLIST_HEAD_INITIALIZER(head) { NULL }zSLIST_ENTRY(type) struct { struct type *sle_next; }SLIST_EMPTY(head) ((head)->slh_first == NULL)SLIST_FIRST(head) ((head)->slh_first)SLIST_FOREACH(var,head,field) for ((var) = SLIST_FIRST((head)); (var); (var) = SLIST_NEXT((var), field))SLIST_INIT(head) do { SLIST_FIRST((head)) = NULL; } while (0)SLIST_INSERT_AFTER(slistelm,elm,field) do { SLIST_NEXT((elm), field) = SLIST_NEXT((slistelm), field); SLIST_NEXT((slistelm), field) = (elm); } while (0)SLIST_INSERT_HEAD(head,elm,field) do { SLIST_NEXT((elm), field) = SLIST_FIRST((head)); SLIST_FIRST((head)) = (elm); } while (0)SLIST_NEXT(elm,field) ((elm)->field.sle_next)SLIST_REMOVE(head,elm,type,field) do { if (SLIST_FIRST((head)) == (elm)) { SLIST_REMOVE_HEAD((head), field); } else { struct type *curelm = SLIST_FIRST((head)); while (SLIST_NEXT(curelm, field) != (elm)) curelm = SLIST_NEXT(curelm, field); SLIST_NEXT(curelm, field) = SLIST_NEXT(SLIST_NEXT(curelm, field), field); } } while (0)¨SLIST_REMOVE_HEAD(head,field) do { SLIST_FIRST((head)) = SLIST_NEXT(SLIST_FIRST((head)), field); } while (0)¯STAILQ_HEAD(name,type) struct name { struct type *stqh_first; struct type **stqh_last; }µSTAILQ_HEAD_INITIALIZER(head) { NULL, &(head).stqh_first }¸STAILQ_ENTRY(type) struct { struct type *stqe_next; }ÀSTAILQ_EMPTY(head) ((head)->stqh_first == NULL)ÂSTAILQ_FIRST(head) ((head)->stqh_first)ÄSTAILQ_FOREACH(var,head,field) for((var) = STAILQ_FIRST((head)); (var); (var) = STAILQ_NEXT((var), field))ÉSTAILQ_INIT(head) do { STAILQ_FIRST((head)) = NULL; (head)->stqh_last = &STAILQ_FIRST((head)); } while (0)ÎSTAILQ_INSERT_AFTER(head,tqelm,elm,field) do { if ((STAILQ_NEXT((elm), field) = STAILQ_NEXT((tqelm), field)) == NULL) (head)->stqh_last = &STAILQ_NEXT((elm), field); STAILQ_NEXT((tqelm), field) = (elm); } while (0)ÔSTAILQ_INSERT_HEAD(head,elm,field) do { if ((STAILQ_NEXT((elm), field) = STAILQ_FIRST((head))) == NULL) (head)->stqh_last = &STAILQ_NEXT((elm), field); STAILQ_FIRST((head)) = (elm); } while (0)ÚSTAILQ_INSERT_TAIL(head,elm,field) do { STAILQ_NEXT((elm), field) = NULL; *(head)->stqh_last = (elm); (head)->stqh_last = &STAILQ_NEXT((elm), field); } while (0)àSTAILQ_LAST(head,type,field) (STAILQ_EMPTY(head) ? NULL : ((struct type *) ((char *)((head)->stqh_last) - offsetof(struct type, field))))æSTAILQ_NEXT(elm,field) ((elm)->field.stqe_next)èSTAILQ_REMOVE(head,elm,type,field) do { if (STAILQ_FIRST((head)) == (elm)) { STAILQ_REMOVE_HEAD(head, field); } else { struct type *curelm = STAILQ_FIRST((head)); while (STAILQ_NEXT(curelm, field) != (elm)) curelm = STAILQ_NEXT(curelm, field); if ((STAILQ_NEXT(curelm, field) = STAILQ_NEXT(STAILQ_NEXT(curelm, field), field)) == NULL) (head)->stqh_last = &STAILQ_NEXT((curelm), field); } } while (0)öSTAILQ_REMOVE_HEAD(head,field) do { if ((STAILQ_FIRST((head)) = STAILQ_NEXT(STAILQ_FIRST((head)), field)) == NULL) (head)->stqh_last = &STAILQ_FIRST((head)); } while (0)üSTAILQ_REMOVE_HEAD_UNTIL(head,elm,field) do { if ((STAILQ_FIRST((head)) = STAILQ_NEXT((elm), field)) == NULL) (head)->stqh_last = &STAILQ_FIRST((head)); } while (0)STAILQ_REMOVE_AFTER(head,elm,field) do { if ((STAILQ_NEXT(elm, field) = STAILQ_NEXT(STAILQ_NEXT(elm, field), field)) == NULL) (head)->stqh_last = &STAILQ_NEXT((elm), field); } while (0)LIST_HEAD(name,type) struct name { struct type *lh_first; }LIST_HEAD_INITIALIZER(head) { NULL }LIST_ENTRY(type) struct { struct type *le_next; struct type **le_prev; }LIST_EMPTY(head) ((head)->lh_first == NULL)LIST_FIRST(head) ((head)->lh_first) LIST_FOREACH(var,head,field) for ((var) = LIST_FIRST((head)); (var); (var) = LIST_NEXT((var), field))¥LIST_INIT(head) do { LIST_FIRST((head)) = NULL; } while (0)©LIST_INSERT_AFTER(listelm,elm,field) do { if ((LIST_NEXT((elm), field) = LIST_NEXT((listelm), field)) != NULL) LIST_NEXT((listelm), field)->field.le_prev = &LIST_NEXT((elm), field); LIST_NEXT((listelm), field) = (elm); (elm)->field.le_prev = &LIST_NEXT((listelm), field); } while (0)±LIST_INSERT_BEFORE(listelm,elm,field) do { (elm)->field.le_prev = (listelm)->field.le_prev; LIST_NEXT((elm), field) = (listelm); *(listelm)->field.le_prev = (elm); (listelm)->field.le_prev = &LIST_NEXT((elm), field); } while (0)¸LIST_INSERT_HEAD(head,elm,field) do { if ((LIST_NEXT((elm), field) = LIST_FIRST((head))) != NULL) LIST_FIRST((head))->field.le_prev = &LIST_NEXT((elm), field); LIST_FIRST((head)) = (elm); (elm)->field.le_prev = &LIST_FIRST((head)); } while (0)¿LIST_NEXT(elm,field) ((elm)->field.le_next)ÁLIST_REMOVE(elm,field) do { if (LIST_NEXT((elm), field) != NULL) LIST_NEXT((elm), field)->field.le_prev = (elm)->field.le_prev; *(elm)->field.le_prev = LIST_NEXT((elm), field); } while (0)ËTAILQ_HEAD(name,type) struct name { struct type *tqh_first; struct type **tqh_last; }ÑTAILQ_HEAD_INITIALIZER(head) { NULL, &(head).tqh_first }ÔTAILQ_ENTRY(type) struct { struct type *tqe_next; struct type **tqe_prev; }ÝTAILQ_EMPTY(head) ((head)->tqh_first == NULL)ßTAILQ_FIRST(head) ((head)->tqh_first)áTAILQ_FOREACH(var,head,field) for ((var) = TAILQ_FIRST((head)); (var); (var) = TAILQ_NEXT((var), field))æTAILQ_FOREACH_REVERSE(var,head,headname,field) for ((var) = TAILQ_LAST((head), headname); (var); (var) = TAILQ_PREV((var), headname, field))ëTAILQ_INIT(head) do { TAILQ_FIRST((head)) = NULL; (head)->tqh_last = &TAILQ_FIRST((head)); } while (0)ðTAILQ_INSERT_AFTER(head,listelm,elm,field) do { if ((TAILQ_NEXT((elm), field) = TAILQ_NEXT((listelm), field)) != NULL) TAILQ_NEXT((elm), field)->field.tqe_prev = &TAILQ_NEXT((elm), field); else (head)->tqh_last = &TAILQ_NEXT((elm), field); TAILQ_NEXT((listelm), field) = (elm); (elm)->field.tqe_prev = &TAILQ_NEXT((listelm), field); } while (0)úTAILQ_INSERT_BEFORE(listelm,elm,field) do { (elm)->field.tqe_prev = (listelm)->field.tqe_prev; TAILQ_NEXT((elm), field) = (listelm); *(listelm)->field.tqe_prev = (elm); (listelm)->field.tqe_prev = &TAILQ_NEXT((elm), field); } while (0)TAILQ_INSERT_HEAD(head,elm,field) do { if ((TAILQ_NEXT((elm), field) = TAILQ_FIRST((head))) != NULL) TAILQ_FIRST((head))->field.tqe_prev = &TAILQ_NEXT((elm), field); else (head)->tqh_last = &TAILQ_NEXT((elm), field); TAILQ_FIRST((head)) = (elm); (elm)->field.tqe_prev = &TAILQ_FIRST((head)); } while (0)TAILQ_INSERT_TAIL(head,elm,field) do { TAILQ_NEXT((elm), field) = NULL; (elm)->field.tqe_prev = (head)->tqh_last; *(head)->tqh_last = (elm); (head)->tqh_last = &TAILQ_NEXT((elm), field); } while (0)TAILQ_LAST(head,headname) (*(((struct headname *)((head)->tqh_last))->tqh_last))TAILQ_NEXT(elm,field) ((elm)->field.tqe_next)TAILQ_PREV(elm,headname,field) (*(((struct headname *)((elm)->field.tqe_prev))->tqh_last))TAILQ_REMOVE(head,elm,field) do { if ((TAILQ_NEXT((elm), field)) != NULL) TAILQ_NEXT((elm), field)->field.tqe_prev = (elm)->field.tqe_prev; else (head)->tqh_last = (elm)->field.tqe_prev; *(elm)->field.tqe_prev = TAILQ_NEXT((elm), field); } while (0)¦CIRCLEQ_HEAD(name,type) struct name { struct type *cqh_first; struct type *cqh_last; }¬CIRCLEQ_HEAD_INITIALIZER(head) { (void *)&(head), (void *)&(head) }¯CIRCLEQ_ENTRY(type) struct { struct type *cqe_next; struct type *cqe_prev; }¸CIRCLEQ_EMPTY(head) ((head)->cqh_first == (void *)(head))ºCIRCLEQ_FIRST(head) ((head)->cqh_first)¼CIRCLEQ_FOREACH(var,head,field) for ((var) = CIRCLEQ_FIRST((head)); (var) != (void *)(head) || ((var) = NULL); (var) = CIRCLEQ_NEXT((var), field))ÁCIRCLEQ_FOREACH_REVERSE(var,head,field) for ((var) = CIRCLEQ_LAST((head)); (var) != (void *)(head) || ((var) = NULL); (var) = CIRCLEQ_PREV((var), field))ÆCIRCLEQ_INIT(head) do { CIRCLEQ_FIRST((head)) = (void *)(head); CIRCLEQ_LAST((head)) = (void *)(head); } while (0)ËCIRCLEQ_INSERT_AFTER(head,listelm,elm,field) do { CIRCLEQ_NEXT((elm), field) = CIRCLEQ_NEXT((listelm), field); CIRCLEQ_PREV((elm), field) = (listelm); if (CIRCLEQ_NEXT((listelm), field) == (void *)(head)) CIRCLEQ_LAST((head)) = (elm); else CIRCLEQ_PREV(CIRCLEQ_NEXT((listelm), field), field) = (elm); CIRCLEQ_NEXT((listelm), field) = (elm); } while (0)ÕCIRCLEQ_INSERT_BEFORE(head,listelm,elm,field) do { CIRCLEQ_NEXT((elm), field) = (listelm); CIRCLEQ_PREV((elm), field) = CIRCLEQ_PREV((listelm), field); if (CIRCLEQ_PREV((listelm), field) == (void *)(head)) CIRCLEQ_FIRST((head)) = (elm); else CIRCLEQ_NEXT(CIRCLEQ_PREV((listelm), field), field) = (elm); CIRCLEQ_PREV((listelm), field) = (elm); } while (0)ßCIRCLEQ_INSERT_HEAD(head,elm,field) do { CIRCLEQ_NEXT((elm), field) = CIRCLEQ_FIRST((head)); CIRCLEQ_PREV((elm), field) = (void *)(head); if (CIRCLEQ_LAST((head)) == (void *)(head)) CIRCLEQ_LAST((head)) = (elm); else CIRCLEQ_PREV(CIRCLEQ_FIRST((head)), field) = (elm); CIRCLEQ_FIRST((head)) = (elm); } while (0)éCIRCLEQ_INSERT_TAIL(head,elm,field) do { CIRCLEQ_NEXT((elm), field) = (void *)(head); CIRCLEQ_PREV((elm), field) = CIRCLEQ_LAST((head)); if (CIRCLEQ_FIRST((head)) == (void *)(head)) CIRCLEQ_FIRST((head)) = (elm); else CIRCLEQ_NEXT(CIRCLEQ_LAST((head)), field) = (elm); CIRCLEQ_LAST((head)) = (elm); } while (0)óCIRCLEQ_LAST(head) ((head)->cqh_last)õCIRCLEQ_NEXT(elm,field) ((elm)->field.cqe_next)÷CIRCLEQ_PREV(elm,field) ((elm)->field.cqe_prev)ùCIRCLEQ_REMOVE(head,elm,field) do { if (CIRCLEQ_NEXT((elm), field) == (void *)(head)) CIRCLEQ_LAST((head)) = CIRCLEQ_PREV((elm), field); else CIRCLEQ_PREV(CIRCLEQ_NEXT((elm), field), field) = CIRCLEQ_PREV((elm), field); if (CIRCLEQ_PREV((elm), field) == (void *)(head)) CIRCLEQ_FIRST((head)) = CIRCLEQ_NEXT((elm), field); else CIRCLEQ_NEXT(CIRCLEQ_PREV((elm), field), field) = CIRCLEQ_NEXT((elm), field); } while (0)\Q ..\..\..\..\host\nimble\porting\nimble\include\os/queue.hô
..\..\..\..\host\nimble\porting\nimble\include\os/queue.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\pan1070-ndk-v0.7.0\01_SDK\nimble\samples\bluetooth\ble_central\keil_107xSTU_OS_H min(a,b) ((a)<(b)?(a):(b))"max(a,b) ((a)>(b)?(a):(b))%&(OS_ALIGN(__n,__a) ( (((__n) & ((__a) - 1)) == 0) ? (__n) : ((__n) + ((__a) - ((__n) & ((__a) - 1)))) )-OS_ALIGNMENT (BLE_NPL_OS_ALIGNMENT)0OS_ENTER_CRITICAL(_sr) (_sr = ble_npl_hw_enter_critical())1OS_EXIT_CRITICAL(_sr) (ble_npl_hw_exit_critical(_sr))2OS_ASSERT_CRITICAL() assert(ble_npl_hw_is_in_critical())56789    @6 ..\..\..\..\host\nimble\porting\nimble\include\C:\Keil_v5\ARM\ARMCC\Bin\..\include\..\..\..\..\config\..\..\..\..\host\nimble\nimble\include\os/os.hassert.hnimble_syscfg.hnimble/nimble_npl.hos/endian.hos/queue.hos/os_error.hos/os_mbuf.hos/os_mempool.h
..\..\..\..\host\nimble\porting\nimble\include\os/os.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\pan1070-ndk-v0.7.0\01_SDK\nimble\samples\bluetooth\ble_central\keil_107xPos_sr_tY/WXYH_OS_ERROR_ h_ ..\..\..\..\host\nimble\porting\nimble\include\os/os_error.hos/os.hØ
..\..\..\..\host\nimble\porting\nimble\include\os/os_error.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\pan1070-ndk-v0.7.0\01_SDK\nimble\samples\bluetooth\ble_central\keil_107xÇos_errorOS_OKOS_ENOMEMOS_EINVALOS_INVALID_PARMOS_MEM_NOT_ALIGNEDOS_BAD_MUTEXOS_TIMEOUTOS_ERR_IN_ISROS_ERR_PRIVOS_NOT_STARTED    OS_ENOENT
OS_EBUSYOS_ERRORPos_error_tø.[\]_OS_MBUF_H  |OS_MBUF_F_MASK(__n) (1 << (__n))OS_MBUF_IS_PKTHDR(__om) ((__om)->om_pkthdr_len >= sizeof (struct os_mbuf_pkthdr))OS_MBUF_PKTHDR(__om) ((struct os_mbuf_pkthdr *) (void *)((uint8_t *)&(__om)->om_data + sizeof(struct os_mbuf)))OS_MBUF_PKTHDR_TO_MBUF(__hdr) (struct os_mbuf *)(void *)((uint8_t *)(__hdr) - sizeof(struct os_mbuf))OS_MBUF_PKTLEN(__om) (OS_MBUF_PKTHDR(__om)->omp_len)OS_MBUF_DATA(__om,__type) (__type) ((__om)->om_data)¢OS_MBUF_USRHDR(om) (void *)((uint8_t *)om + sizeof (struct os_mbuf) + sizeof (struct os_mbuf_pkthdr))«OS_MBUF_USRHDR_LEN(om) ((om)->om_pkthdr_len - sizeof (struct os_mbuf_pkthdr))ÑOS_MBUF_LEADINGSPACE(__om) _os_mbuf_leadingspace(__om)íOS_MBUF_TRAILINGSPACE(__om) _os_mbuf_trailingspace(__om)h^ ..\..\..\..\host\nimble\porting\nimble\include\os/os_mbuf.hos/os.hx
..\..\..\..\host\nimble\porting\nimble\include\os/os_mbuf.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\pan1070-ndk-v0.7.0\01_SDK\nimble\samples\bluetooth\ble_central\keil_107x*"stqe_nextû#)Üos_mbuf_poolomp_databuf_lenI#omp_pool\#omp_next÷#"*ü"|stqe_nextf#)Äos_mbuf_pkthdromp_lenI#omp_flagsI#omp_nextb#*Ý"Ýsle_nextÈ#)ëos_mbufom_datak#om_flags:#om_pkthdr_len:#om_lenI#om_ompq#om_nextÄ#Ø:om_databufN#":"*stqh_first#stqh_last¡#"|")Òos_mqueuemq_headu#mq_evª    #;¯µ_os_mbuf_leadingspaceI$/oma__resultI\startoffI\leadingspaceI"Ý;÷Ø_os_mbuf_trailingspaceI$/oma__resultI\ompq_`a_OS_MEMPOOL_H_  !POS_MEMPOOL_F_EXT 0x01qOS_MEMPOOL_INFO_NAME_LEN (32)OS_MEMPOOL_BLOCK_SZ(sz) (sz)§OS_MEMPOOL_SIZE(n,blksize) ((((blksize) + ((OS_ALIGNMENT)-1)) / (OS_ALIGNMENT)) * (n))ªOS_MEMPOOL_BYTES(n,blksize) (sizeof (os_membuf_t) * OS_MEMPOOL_SIZE((n), (blksize)))¬¡ ..\..\..\..\host\nimble\porting\nimble\include\C:\Keil_v5\ARM\ARMCC\Bin\..\include\os/os_mempool.hstdbool.hos/os.hos/queue.hP
..\..\..\..\host\nimble\porting\nimble\include\os/os_mempool.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\pan1070-ndk-v0.7.0\01_SDK\nimble\samples\bluetooth\ble_central\keil_107xcharuvoidint"úN¬Ç%,%,%,"I"Pos_mempool_put_fnf)os_mempool_ext$mpe_mp#mpe_put_cb#mpe_put_arg,# "0)os_mempool_info0omi_block_size#omi_num_blocks#omi_num_free#omi_min_free#úomi_nameü#Pos_membuf_tY"I*É"Isle_next4#)éos_memblockmb_next0#*"stqe_nextm#*slh_first#"I)Òos_mempoolmp_block_sizeY#mp_num_blocksI#mp_num_freeI#mp_min_freeI#mp_flags:#
mp_membuf_addrY#mp_listi##name#cdePANCHIP_MEMPOOL__H  ..\..\..\..\host\nimble\porting\nimble\include\C:\Keil_v5\ARM\ARMCC\Bin\..\include\os/panchip_mempool.hstdint.h
..\..\..\..\host\nimble\porting\nimble\include\os/panchip_mempool.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\pan1070-ndk-v0.7.0\01_SDK\nimble\samples\bluetooth\ble_central\keil_107xghijH_BLE_ !BLE_ADV_INSTANCES (MYNEWT_VAL(BLE_MULTI_ADV_INSTANCES) + 1)$BLE_ENC_BLOCK_SIZE (16)'BLE_ACL_MAX_PKT_SIZE 255[BLE_MBUF_HDR_F_CONNECT_IND_TXD (0x4000)\BLE_MBUF_HDR_F_CONNECT_REQ_TXD (0x4000)]BLE_MBUF_HDR_F_CONNECT_RSP_RXD (0x0008)^BLE_MBUF_HDR_F_CONN_CREDIT (0x8000)_BLE_MBUF_HDR_F_IGNORED (0x8000)`BLE_MBUF_HDR_F_CONN_CREDIT_INT (0x4000)aBLE_MBUF_HDR_F_SCAN_REQ_TXD (0x4000)bBLE_MBUF_HDR_F_INITA_RESOLVED (0x2000)cBLE_MBUF_HDR_F_TARGETA_RESOLVED (0x2000)dBLE_MBUF_HDR_F_EXT_ADV_SEC (0x1000)eBLE_MBUF_HDR_F_EXT_ADV (0x0800)fBLE_MBUF_HDR_F_RESOLVED (0x0400)gBLE_MBUF_HDR_F_AUX_PTR_WAIT (0x0200)hBLE_MBUF_HDR_F_AUX_INVALID (0x0100)iBLE_MBUF_HDR_F_CRC_OK (0x0080)jBLE_MBUF_HDR_F_DEVMATCH (0x0040)kBLE_MBUF_HDR_F_MIC_FAILURE (0x0020)lBLE_MBUF_HDR_F_SCAN_RSP_TXD (0x0010)mBLE_MBUF_HDR_F_SCAN_RSP_RXD (0x0008)nBLE_MBUF_HDR_F_RXSTATE_MASK (0x0007)BLE_MBUF_HDR_IGNORED(hdr) (!!((hdr)->rxinfo.flags & BLE_MBUF_HDR_F_IGNORED))BLE_MBUF_HDR_SCAN_REQ_TXD(hdr) (!!((hdr)->rxinfo.flags & BLE_MBUF_HDR_F_SCAN_REQ_TXD))BLE_MBUF_HDR_EXT_ADV_SEC(hdr) (!!((hdr)->rxinfo.flags & BLE_MBUF_HDR_F_EXT_ADV_SEC))BLE_MBUF_HDR_EXT_ADV(hdr) (!!((hdr)->rxinfo.flags & BLE_MBUF_HDR_F_EXT_ADV))BLE_MBUF_HDR_DEVMATCH(hdr) (!!((hdr)->rxinfo.flags & BLE_MBUF_HDR_F_DEVMATCH))BLE_MBUF_HDR_SCAN_RSP_RXD(hdr) (!!((hdr)->rxinfo.flags & BLE_MBUF_HDR_F_SCAN_RSP_RXD))BLE_MBUF_HDR_AUX_INVALID(hdr) (!!((hdr)->rxinfo.flags & BLE_MBUF_HDR_F_AUX_INVALID))BLE_MBUF_HDR_WAIT_AUX(hdr) (!!((hdr)->rxinfo.flags & BLE_MBUF_HDR_F_AUX_PTR_WAIT))BLE_MBUF_HDR_CRC_OK(hdr) (!!((hdr)->rxinfo.flags & BLE_MBUF_HDR_F_CRC_OK))BLE_MBUF_HDR_MIC_FAILURE(hdr) (!!((hdr)->rxinfo.flags & BLE_MBUF_HDR_F_MIC_FAILURE))¡BLE_MBUF_HDR_RESOLVED(hdr) (!!((hdr)->rxinfo.flags & BLE_MBUF_HDR_F_RESOLVED))¤BLE_MBUF_HDR_INITA_RESOLVED(hdr) (!!((hdr)->rxinfo.flags & BLE_MBUF_HDR_F_INITA_RESOLVED))§BLE_MBUF_HDR_TARGETA_RESOLVED(hdr) (!!((hdr)->rxinfo.flags & BLE_MBUF_HDR_F_TARGETA_RESOLVED))ªBLE_MBUF_HDR_RX_STATE(hdr) ((uint8_t)((hdr)->rxinfo.flags & BLE_MBUF_HDR_F_RXSTATE_MASK))BLE_MBUF_HDR_PTR(om) (struct ble_mbuf_hdr *)((uint8_t *)om + sizeof(struct os_mbuf) + sizeof(struct os_mbuf_pkthdr))²BLE_MBUF_PKTHDR_OVERHEAD (sizeof(struct os_mbuf_pkthdr) + sizeof(struct ble_mbuf_hdr))µBLE_MBUF_MEMBLOCK_OVERHEAD (sizeof(struct os_mbuf) + BLE_MBUF_PKTHDR_OVERHEAD)¹BLE_MBUF_HS_HDR_LEN (2)»BLE_DEV_ADDR_LEN (6)BLE_HW_ERR_DO_NOT_USE (0)BLE_HW_ERR_HCI_SYNC_LOSS (1)BLE_OWN_ADDR_PUBLIC (0x00)BLE_OWN_ADDR_RANDOM (0x01)BLE_OWN_ADDR_RPA_PUBLIC_DEFAULT (0x02)BLE_OWN_ADDR_RPA_RANDOM_DEFAULT (0x03)BLE_ADDR_PUBLIC (0x00)BLE_ADDR_RANDOM (0x01)BLE_ADDR_PUBLIC_ID (0x02)BLE_ADDR_RANDOM_ID (0x03)BLE_ADDR_ANY (&(ble_addr_t) { 0, {0, 0, 0, 0, 0, 0} })BLE_ADDR_IS_RPA(addr) (((addr)->type == BLE_ADDR_RANDOM) && ((addr)->val[5] & 0xc0) == 0x40) BLE_ADDR_IS_NRPA(addr) (((addr)->type == BLE_ADDR_RANDOM) && ((addr)->val[5] & 0xc0) == 0x00)¢BLE_ADDR_IS_STATIC(addr) (((addr)->type == BLE_ADDR_RANDOM) && ((addr)->val[5] & 0xc0) == 0xc0)0$ ..\..\..\..\host\nimble\nimble\include\C:\Keil_v5\ARM\ARMCC\Bin\..\include\..\..\..\..\config\..\..\..\..\host\nimble\porting\nimble\include\..\..\..\..\host\nimble\nimble\include\nimble/nimble/ble.hinttypes.hstring.hnimble_syscfg.hos/os.hble.h 
 
..\..\..\..\host\nimble\nimble\include\nimble/ble.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\pan1070-ndk-v0.7.0\01_SDK\nimble\samples\bluetooth\ble_central\keil_107xint;·«ble_addr_cmpï$;a$;ba__resultï\type_diffïÒ    "7)ªble_encryption_block0ã:keyX#ù:plain_textn#:cipher_text# ) ble_mbuf_hdr_rxinfoflagsI#channel:#handle:#rssiÿ#phyÿ#phy_mode:#)üble_mbuf_hdr_txinfoflags:#hdr_byte:#offsetI#pyld_lenI#Srxinfoªtxinfo )Ùble_mbuf_hdr|#beg_cputimeY#rem_usecsY#©ble_error_codesBLE_ERR_SUCCESSBLE_ERR_UNKNOWN_HCI_CMDBLE_ERR_UNK_CONN_IDBLE_ERR_HW_FAILBLE_ERR_PAGE_TMOBLE_ERR_AUTH_FAILBLE_ERR_PINKEY_MISSINGBLE_ERR_MEM_CAPACITYBLE_ERR_CONN_SPVN_TMOBLE_ERR_CONN_LIMIT    BLE_ERR_SYNCH_CONN_LIMIT
BLE_ERR_ACL_CONN_EXISTSBLE_ERR_CMD_DISALLOWEDBLE_ERR_CONN_REJ_RESOURCES BLE_ERR_CONN_REJ_SECURITYBLE_ERR_CONN_REJ_BD_ADDRBLE_ERR_CONN_ACCEPT_TMOBLE_ERR_UNSUPPORTEDBLE_ERR_INV_HCI_CMD_PARMSBLE_ERR_REM_USER_CONN_TERMBLE_ERR_RD_CONN_TERM_RESRCSBLE_ERR_RD_CONN_TERM_PWROFFBLE_ERR_CONN_TERM_LOCALBLE_ERR_REPEATED_ATTEMPTSBLE_ERR_NO_PAIRINGBLE_ERR_UNK_LMPBLE_ERR_UNSUPP_REM_FEATUREBLE_ERR_SCO_OFFSETBLE_ERR_SCO_ITVLBLE_ERR_SCO_AIR_MODEBLE_ERR_INV_LMP_LL_PARMBLE_ERR_UNSPECIFIEDBLE_ERR_UNSUPP_LMP_LL_PARM BLE_ERR_NO_ROLE_CHANGE!BLE_ERR_LMP_LL_RSP_TMO"BLE_ERR_LMP_COLLISION#BLE_ERR_LMP_PDU$BLE_ERR_ENCRYPTION_MODE%BLE_ERR_LINK_KEY_CHANGE&BLE_ERR_UNSUPP_QOS'BLE_ERR_INSTANT_PASSED(BLE_ERR_UNIT_KEY_PAIRING)BLE_ERR_DIFF_TRANS_COLL*BLE_ERR_QOS_PARM,BLE_ERR_QOS_REJECTED-BLE_ERR_CHAN_CLASS.BLE_ERR_INSUFFICIENT_SEC/BLE_ERR_PARM_OUT_OF_RANGE0BLE_ERR_PENDING_ROLE_SW2BLE_ERR_RESERVED_SLOT4BLE_ERR_ROLE_SW_FAIL5BLE_ERR_INQ_RSP_TOO_BIG6BLE_ERR_SEC_SIMPLE_PAIR7BLE_ERR_HOST_BUSY_PAIR8BLE_ERR_CONN_REJ_CHANNEL9BLE_ERR_CTLR_BUSY:BLE_ERR_CONN_PARMS;BLE_ERR_DIR_ADV_TMO<BLE_ERR_CONN_TERM_MIC=BLE_ERR_CONN_ESTABLISHMENT>BLE_ERR_MAC_CONN_FAIL?BLE_ERR_COARSE_CLK_ADJ@BLE_ERR_TYPE0_SUBMAP_NDEFABLE_ERR_UNK_ADV_INDENTBBLE_ERR_LIMIT_REACHEDCBLE_ERR_OPERATION_CANCELLEDDBLE_ERR_PACKET_TOO_LONGEBLE_ERR_MAXÿ*Òtype:#Æ:val»    #Pble_addr_t©    ¨ð:qg_dev_addrå    :qg_random_addr
/$
ð    g_dev_addr
g_random_addrlmnH_NIMBLE_TRANSPORT_IMPL_ l` ..\..\..\..\host\nimble\nimble\transport\include\nimble/transport_impl.h
..\..\..\..\host\nimble\nimble\transport\include\nimble/transport_impl.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\pan1070-ndk-v0.7.0\01_SDK\nimble\samples\bluetooth\ble_central\keil_107xpqrH_BLE_MONITOR_ BLE_MONITOR (MYNEWT_VAL(BLE_MONITOR_RTT) || MYNEWT_VAL(BLE_MONITOR_UART)) ..\..\..\..\host\nimble\nimble\transport\include\..\..\..\..\config\nimble/transport/monitor.hnimble_syscfg.hH
..\..\..\..\host\nimble\nimble\transport\include\nimble/transport/monitor.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\pan1070-ndk-v0.7.0\01_SDK\nimble\samples\bluetooth\ble_central\keil_107xintcharuvoid;Ø$ble_monitor_log$level$\fmtVa__result"X;*ble_transport_to_ll_cmd$bufa__result";×0ble_transport_to_ll_acl$/oma__result;6ble_transport_to_hs_evt$bufa__result;Ê<ble_transport_to_hs_acl$/oma__resulttuvH_NIMBLE_TRANSPORT_   ..\..\..\..\host\nimble\nimble\transport\include\nimble/transport.hnimble/transport_impl.hnimble/transport/monitor.h
..\..\..\..\host\nimble\nimble\transport\include\nimble/transport.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\pan1070-ndk-v0.7.0\01_SDK\nimble\samples\bluetooth\ble_central\keil_107xxyzH_BLE_HCI_COMMON_ BLE_HCI_MAX_DATA_LEN (MYNEWT_VAL(BLE_TRANSPORT_EVT_SIZE) - sizeof(struct ble_hci_ev))/BLE_HCI_OPCODE_NOP (0)2BLE_HCI_OP(ogf,ocf) ((ocf) | ((ogf) << 10))5BLE_HCI_OGF(opcode) (((opcode) >> 10) & 0x003F)6BLE_HCI_OCF(opcode) ((opcode) & 0x03FF)9BLE_HCI_OGF_LINK_CTRL (0x01):BLE_HCI_OGF_LINK_POLICY (0x02);BLE_HCI_OGF_CTLR_BASEBAND (0x03)<BLE_HCI_OGF_INFO_PARAMS (0x04)=BLE_HCI_OGF_STATUS_PARAMS (0x05)>BLE_HCI_OGF_TESTING (0x06)?BLE_HCI_OGF_LE (0x08)@BLE_HCI_OGF_VENDOR (0x3F)FBLE_HCI_NUM_LE_CMDS (79)IBLE_HCI_OCF_DISCONNECT_CMD (0x0006)OBLE_HCI_OCF_RD_REM_VER_INFO (0x001D)UBLE_HCI_OCF_CB_SET_EVENT_MASK (0x0001)ZBLE_HCI_OCF_CB_RESET (0x0003)\BLE_HCI_OCF_CB_READ_TX_PWR (0x002D)hBLE_HCI_OCF_CB_SET_CTLR_TO_HOST_FC (0x0031)mBLE_HCI_OCF_CB_HOST_BUF_SIZE (0x0033)uBLE_HCI_OCF_CB_HOST_NUM_COMP_PKTS (0x0035)BLE_HCI_OCF_CB_SET_EVENT_MASK2 (0x0063)BLE_HCI_OCF_CB_RD_AUTH_PYLD_TMO (0x007B)BLE_HCI_OCF_CB_WR_AUTH_PYLD_TMO (0x007C)BLE_HCI_OCF_IP_RD_LOCAL_VER (0x0001) BLE_HCI_OCF_IP_RD_LOC_SUPP_CMD (0x0002)¥BLE_HCI_OCF_IP_RD_LOC_SUPP_FEAT (0x0003)ªBLE_HCI_OCF_IP_RD_BUF_SIZE (0x0005)²BLE_HCI_OCF_IP_RD_BD_ADDR (0x0009)¸BLE_HCI_OCF_RD_RSSI (0x0005)ÂBLE_HCI_OCF_LE_SET_EVENT_MASK (0x0001)ÇBLE_HCI_OCF_LE_RD_BUF_SIZE (0x0002)ÍBLE_HCI_OCF_LE_RD_BUF_SIZE_V2 (0x0060)ÕBLE_HCI_OCF_LE_RD_LOC_SUPP_FEAT (0x0003)ÛBLE_HCI_OCF_LE_SET_RAND_ADDR (0x0005)àBLE_HCI_OCF_LE_SET_ADV_PARAMS (0x0006)ìBLE_HCI_OCF_LE_RD_ADV_CHAN_TXPWR (0x0007)ñBLE_HCI_OCF_LE_SET_ADV_DATA (0x0008)òBLE_HCI_MAX_ADV_DATA_LEN (31)øBLE_HCI_OCF_LE_SET_SCAN_RSP_DATA (0x0009)ùBLE_HCI_MAX_SCAN_RSP_DATA_LEN (31)ÿBLE_HCI_OCF_LE_SET_ADV_ENABLE (0x000A)BLE_HCI_OCF_LE_SET_SCAN_PARAMS (0x000B)BLE_HCI_OCF_LE_SET_SCAN_ENABLE (0x000C)BLE_HCI_OCF_LE_CREATE_CONN (0x000D)£BLE_HCI_OCF_LE_CREATE_CONN_CANCEL (0x000E)¥BLE_HCI_OCF_LE_RD_WHITE_LIST_SIZE (0x000F)ªBLE_HCI_OCF_LE_CLEAR_WHITE_LIST (0x0010)¬BLE_HCI_OCF_LE_ADD_WHITE_LIST (0x0011)²BLE_HCI_OCF_LE_RMV_WHITE_LIST (0x0012)¸BLE_HCI_OCF_LE_CONN_UPDATE (0x0013)ÃBLE_HCI_OCF_LE_SET_HOST_CHAN_CLASS (0x0014)ÈBLE_HCI_OCF_LE_RD_CHAN_MAP (0x0015)ÑBLE_HCI_OCF_LE_RD_REM_FEAT (0x0016)ÖBLE_HCI_OCF_LE_ENCRYPT (0x0017)ßBLE_HCI_OCF_LE_RAND (0x0018)äBLE_HCI_OCF_LE_START_ENCRYPT (0x0019)ìBLE_HCI_OCF_LE_LT_KEY_REQ_REPLY (0x001A)õBLE_HCI_OCF_LE_LT_KEY_REQ_NEG_REPLY (0x001B)ýBLE_HCI_OCF_LE_RD_SUPP_STATES (0x001C)BLE_HCI_OCF_LE_RX_TEST (0x001D)BLE_HCI_OCF_LE_TX_TEST (0x001E)BLE_HCI_OCF_LE_TEST_END (0x001F)BLE_HCI_OCF_LE_REM_CONN_PARAM_RR (0x0020)ªBLE_HCI_OCF_LE_REM_CONN_PARAM_NRR (0x0021)³BLE_HCI_OCF_LE_SET_DATA_LEN (0x0022)½BLE_HCI_OCF_LE_RD_SUGG_DEF_DATA_LEN (0x0023)ÃBLE_HCI_OCF_LE_WR_SUGG_DEF_DATA_LEN (0x0024)ÉBLE_HCI_OCF_LE_RD_P256_PUBKEY (0x0025)ËBLE_HCI_OCF_LE_GEN_DHKEY (0x0026)ÐBLE_HCI_OCF_LE_ADD_RESOLV_LIST (0x0027)ØBLE_HCI_OCF_LE_RMV_RESOLV_LIST (0x0028)ÞBLE_HCI_OCF_LE_CLR_RESOLV_LIST (0x0029)àBLE_HCI_OCF_LE_RD_RESOLV_LIST_SIZE (0x002A)åBLE_HCI_OCF_LE_RD_PEER_RESOLV_ADDR (0x002B)îBLE_HCI_OCF_LE_RD_LOCAL_RESOLV_ADDR (0x002C)÷BLE_HCI_OCF_LE_SET_ADDR_RES_EN (0x002D)üBLE_HCI_OCF_LE_SET_RPA_TMO (0x002E)BLE_HCI_OCF_LE_RD_MAX_DATA_LEN (0x002F)BLE_HCI_OCF_LE_RD_PHY (0x0030)BLE_HCI_OCF_LE_SET_DEFAULT_PHY (0x0031)BLE_HCI_OCF_LE_SET_PHY (0x0032)£BLE_HCI_OCF_LE_RX_TEST_V2 (0x0033)ªBLE_HCI_OCF_LE_TX_TEST_V2 (0x0034)¼BLE_HCI_OCF_LE_SET_ADV_SET_RND_ADDR (0x0035)ÂBLE_HCI_OCF_LE_SET_EXT_ADV_PARAM (0x0036)ØBLE_HCI_OCF_LE_SET_EXT_ADV_DATA (0x0037)áBLE_HCI_OCF_LE_SET_EXT_SCAN_RSP_DATA (0x0038)êBLE_HCI_OCF_LE_SET_EXT_ADV_ENABLE (0x0039)öBLE_HCI_OCF_LE_RD_MAX_ADV_DATA_LEN (0x003A)ûBLE_HCI_OCF_LE_RD_NUM_OF_ADV_SETS (0x003B)BLE_HCI_OCF_LE_REMOVE_ADV_SET (0x003C)BLE_HCI_OCF_LE_CLEAR_ADV_SETS (0x003D)BLE_HCI_OCF_LE_SET_PERIODIC_ADV_PARAMS (0x003E)BLE_HCI_OCF_LE_SET_PERIODIC_ADV_DATA (0x003F)BLE_HCI_OCF_LE_SET_PERIODIC_ADV_ENABLE (0x0040)BLE_HCI_OCF_LE_SET_EXT_SCAN_PARAM (0x0041)ªBLE_HCI_OCF_LE_SET_EXT_SCAN_ENABLE (0x0042)²BLE_HCI_OCF_LE_EXT_CREATE_CONN (0x0043)ÆBLE_HCI_LE_PERIODIC_ADV_CREATE_SYNC_OPT_FILTER 0x01ÇBLE_HCI_LE_PERIODIC_ADV_CREATE_SYNC_OPT_DISABLED 0x02ÈBLE_HCI_LE_PERIODIC_ADV_CREATE_SYNC_OPT_DUPLICATES 0x04ÊBLE_HCI_OCF_LE_PERIODIC_ADV_CREATE_SYNC (0x0044)ÕBLE_HCI_OCF_LE_PERIODIC_ADV_CREATE_SYNC_CANCEL (0x0045)×BLE_HCI_OCF_LE_PERIODIC_ADV_TERM_SYNC (0x0046)ÜBLE_HCI_OCF_LE_ADD_DEV_TO_PERIODIC_ADV_LIST (0x0047)ãBLE_HCI_OCF_LE_REM_DEV_FROM_PERIODIC_ADV_LIST (0x0048)êBLE_HCI_OCF_LE_CLEAR_PERIODIC_ADV_LIST (0x0049)ìBLE_HCI_OCF_LE_RD_PERIODIC_ADV_LIST_SIZE (0x004A)ñBLE_HCI_OCF_LE_RD_TRANSMIT_POWER (0x004B)÷BLE_HCI_OCF_LE_RD_RF_PATH_COMPENSATION (0x004C)ýBLE_HCI_OCF_LE_WR_RF_PATH_COMPENSATION (0x004D)BLE_HCI_OCF_LE_SET_PRIVACY_MODE (0x004E)BLE_HCI_OCF_LE_RX_TEST_V3 (0x004F)BLE_HCI_OCF_LE_TX_TEST_V3 (0x0050)BLE_HCI_OCF_LE_SET_CONNLESS_CTE_TX_PARAMS (0x0051)BLE_HCI_OCF_LE_SET_CONNLESS_CTE_TX_ENABLE (0x0052)BLE_HCI_OCF_LE_SET_CONNLESS_IQ_SAMPLING_ENABLE (0x0053)BLE_HCI_OCF_LE_SET_CONN_CTE_RX_PARAMS (0x0054)BLE_HCI_OCF_LE_SET_CONN_CTE_TX_PARAMS (0x0055)BLE_HCI_OCF_LE_SET_CONN_CTE_REQ_ENABLE (0x0056)BLE_HCI_OCF_LE_SET_CONN_CTE_RESP_ENABLE (0x0057)BLE_HCI_OCF_LE_RD_ANTENNA_INFO (0x0058)BLE_HCI_OCF_LE_PERIODIC_ADV_RECEIVE_ENABLE (0x0059)BLE_HCI_OCF_LE_PERIODIC_ADV_SYNC_TRANSFER (0x005A)¥BLE_HCI_OCF_LE_PERIODIC_ADV_SET_INFO_TRANSFER (0x005B)¯BLE_HCI_OCF_LE_PERIODIC_ADV_SYNC_TRANSFER_PARAMS (0x005C)»BLE_HCI_OCF_LE_SET_DEFAULT_SYNC_TRANSFER_PARAMS (0x005D)ÃBLE_HCI_OCF_LE_GENERATE_DHKEY_V2 (0x005E)ÄBLE_HCI_OCF_LE_MODIFY_SCA (0x005F)óBLE_HCI_OCF_LE_REQ_PEER_SCA (0x006d)¤BLE_HCI_OCF_LE_SET_HOST_FEAT (0x0074)ªBLE_HCI_OCF_LE_SET_DEFAULT_SUBRATE (0x007D)³BLE_HCI_OCF_LE_SUBRATE_REQ (0x007E)¿BLE_HCI_OCF_VS_RD_STATIC_ADDR (MYNEWT_VAL(BLE_HCI_VS_OCF_OFFSET) + (0x0001))ÇBLE_HCI_OCF_VS_SET_TX_PWR (MYNEWT_VAL(BLE_HCI_VS_OCF_OFFSET) + (0x0002))ÏBLE_HCI_OCF_VS_CSS (0x0003)ÓBLE_HCI_VS_CSS_OP_CONFIGURE 0x01ÙBLE_HCI_VS_CSS_OP_SET_NEXT_SLOT 0x02ÞBLE_HCI_VS_CSS_OP_SET_CONN_SLOT 0x03åBLE_HCI_OCF_LE_ENH_READ_TRANSMIT_POWER_LEVEL (0x0076)òBLE_HCI_OCF_LE_READ_REMOTE_TRANSMIT_POWER_LEVEL (0x0077)øBLE_HCI_OCF_LE_SET_PATH_LOSS_REPORT_PARAM (0x0078)    BLE_HCI_OCF_LE_SET_PATH_LOSS_REPORT_ENABLE (0x0079)    BLE_HCI_OCF_LE_SET_TRANS_PWR_REPORT_ENABLE (0x007A)    BLE_HCI_CTLR_TO_HOST_FC_OFF (0)    BLE_HCI_CTLR_TO_HOST_FC_ACL (1)    BLE_HCI_CTLR_TO_HOST_FC_SYNC (2)    BLE_HCI_CTLR_TO_HOST_FC_BOTH (3)    BLE_HCI_ADV_TYPE_ADV_IND (0)    BLE_HCI_ADV_TYPE_ADV_DIRECT_IND_HD (1)    BLE_HCI_ADV_TYPE_ADV_SCAN_IND (2)    BLE_HCI_ADV_TYPE_ADV_NONCONN_IND (3)    BLE_HCI_ADV_TYPE_ADV_DIRECT_IND_LD (4)    BLE_HCI_ADV_TYPE_MAX (4)     BLE_HCI_ADV_CONN_MASK (0x0001)¡    BLE_HCI_ADV_SCAN_MASK (0x0002)¢    BLE_HCI_ADV_DIRECT_MASK (0x0004)£    BLE_HCI_ADV_SCAN_RSP_MASK (0x0008)¤    BLE_HCI_ADV_LEGACY_MASK (0x0010)¦    BLE_HCI_ADV_DATA_STATUS_COMPLETE (0x0000)§    BLE_HCI_ADV_DATA_STATUS_INCOMPLETE (0x0020)¨    BLE_HCI_ADV_DATA_STATUS_TRUNCATED (0x0040)©    BLE_HCI_ADV_DATA_STATUS_MASK (0x0060)¬    BLE_HCI_ADV_OWN_ADDR_PUBLIC (0)    BLE_HCI_ADV_OWN_ADDR_RANDOM (1)®    BLE_HCI_ADV_OWN_ADDR_PRIV_PUB (2)¯    BLE_HCI_ADV_OWN_ADDR_PRIV_RAND (3)°    BLE_HCI_ADV_OWN_ADDR_MAX (3)³    BLE_HCI_ADV_PEER_ADDR_PUBLIC (0)´    BLE_HCI_ADV_PEER_ADDR_RANDOM (1)µ    BLE_HCI_ADV_PEER_ADDR_MAX (1)¸    BLE_HCI_ADV_CHAN_TXPWR_MIN (-20)¹    BLE_HCI_ADV_CHAN_TXPWR_MAX (10)¾    BLE_HCI_CONN_PEER_ADDR_PUBLIC (0)¿    BLE_HCI_CONN_PEER_ADDR_RANDOM (1)À    BLE_HCI_CONN_PEER_ADDR_PUBLIC_IDENT (2)Á    BLE_HCI_CONN_PEER_ADDR_RANDOM_IDENT (3)Â    BLE_HCI_CONN_PEER_ADDR_MAX (3)Î    BLE_HCI_ADV_FILT_NONE (0)Ï    BLE_HCI_ADV_FILT_SCAN (1)Ð    BLE_HCI_ADV_FILT_CONN (2)Ñ    BLE_HCI_ADV_FILT_BOTH (3)Ò    BLE_HCI_ADV_FILT_MAX (3)Ô    BLE_HCI_ADV_FILT_DEF (BLE_HCI_ADV_FILT_NONE)×    BLE_HCI_ADV_ITVL (625)Ø    BLE_HCI_ADV_ITVL_MIN (32)Ù    BLE_HCI_ADV_ITVL_MAX (16384)Ú    BLE_HCI_ADV_ITVL_NONCONN_MIN (160)Ü    BLE_HCI_ADV_ITVL_DEF (0x800)Ý    BLE_HCI_ADV_CHANMASK_DEF (0x7)à    BLE_HCI_SCAN_TYPE_PASSIVE (0)á    BLE_HCI_SCAN_TYPE_ACTIVE (1)ä    BLE_HCI_SCAN_ITVL (625)å    BLE_HCI_SCAN_ITVL_MIN (0x0004)æ    BLE_HCI_SCAN_ITVL_MAX (0x4000)ç    BLE_HCI_SCAN_ITVL_MAX_EXT (0xffff)è    BLE_HCI_SCAN_ITVL_DEF (16)é    BLE_HCI_SCAN_WINDOW_MIN (0x0004)ê    BLE_HCI_SCAN_WINDOW_MAX (0x4000)ë    BLE_HCI_SCAN_WINDOW_MAX_EXT (0xffff)ì    BLE_HCI_SCAN_WINDOW_DEF (16)ÿ    BLE_HCI_SCAN_FILT_NO_WL (0)
BLE_HCI_SCAN_FILT_USE_WL (1)
BLE_HCI_SCAN_FILT_NO_WL_INITA (2)
BLE_HCI_SCAN_FILT_USE_WL_INITA (3)
BLE_HCI_SCAN_FILT_MAX (3)
BLE_HCI_ADD_WHITE_LIST_LEN (7)
BLE_HCI_RMV_WHITE_LIST_LEN (7)
BLE_HCI_CREATE_CONN_LEN (25)
BLE_HCI_CONN_ITVL (1250)
BLE_HCI_CONN_FILT_NO_WL (0)
BLE_HCI_CONN_FILT_USE_WL (1)
BLE_HCI_CONN_FILT_MAX (1)
BLE_HCI_CONN_ITVL_MIN (0x0006)
BLE_HCI_CONN_ITVL_MAX (0x0c80)
BLE_HCI_CONN_LATENCY_MIN (0x0000)
BLE_HCI_CONN_LATENCY_MAX (0x01f3)
BLE_HCI_CONN_SPVN_TIMEOUT_MIN (0x000a)
BLE_HCI_CONN_SPVN_TIMEOUT_MAX (0x0c80)
BLE_HCI_CONN_SPVN_TMO_UNITS (10)
BLE_HCI_INITIATOR_FILT_POLICY_MAX (1)
BLE_HCI_CONN_PEER_ADDR_PUBLIC (0)
BLE_HCI_CONN_PEER_ADDR_RANDOM (1)
BLE_HCI_CONN_PEER_ADDR_PUB_ID (2)
BLE_HCI_CONN_PEER_ADDR_RAND_ID (3)
BLE_HCI_CONN_PEER_ADDR_MAX (3)¡
BLE_HCI_SET_DATALEN_TX_OCTETS_MIN (0x001b)¢
BLE_HCI_SET_DATALEN_TX_OCTETS_MAX (0x00fb)£
BLE_HCI_SET_DATALEN_TX_TIME_MIN (0x0148)¤
BLE_HCI_SET_DATALEN_TX_TIME_MAX (0x4290)§
BLE_HCI_LE_PHY_1M (1)¨
BLE_HCI_LE_PHY_2M (2)©
BLE_HCI_LE_PHY_CODED (3)¬
BLE_HCI_LE_PHY_NO_TX_PREF_MASK (0x01)
BLE_HCI_LE_PHY_NO_RX_PREF_MASK (0x02)®
BLE_HCI_LE_PHY_1M_PREF_MASK (0x01)¯
BLE_HCI_LE_PHY_2M_PREF_MASK (0x02)°
BLE_HCI_LE_PHY_CODED_PREF_MASK (0x04)²
BLE_HCI_LE_PHY_PREF_MASK_ALL (BLE_HCI_LE_PHY_1M_PREF_MASK | BLE_HCI_LE_PHY_2M_PREF_MASK | BLE_HCI_LE_PHY_CODED_PREF_MASK)·
BLE_HCI_LE_PHY_CODED_ANY (0x0000)¸
BLE_HCI_LE_PHY_CODED_S2_PREF (0x0001)¹
BLE_HCI_LE_PHY_CODED_S8_PREF (0x0002)¼
BLE_HCI_LE_PHY_1M (1)½
BLE_HCI_LE_PHY_2M (2)¾
BLE_HCI_LE_PHY_CODED (3)Á
BLE_HCI_LE_PHY_CODED_S8 (3)Â
BLE_HCI_LE_PHY_CODED_S2 (4)Å
BLE_HCI_LE_SET_EXT_ADV_PROP_CONNECTABLE (0x0001)Æ
BLE_HCI_LE_SET_EXT_ADV_PROP_SCANNABLE (0x0002)Ç
BLE_HCI_LE_SET_EXT_ADV_PROP_DIRECTED (0x0004)È
BLE_HCI_LE_SET_EXT_ADV_PROP_HD_DIRECTED (0x0008)É
BLE_HCI_LE_SET_EXT_ADV_PROP_LEGACY (0x0010)Ê
BLE_HCI_LE_SET_EXT_ADV_PROP_ANON_ADV (0x0020)Ë
BLE_HCI_LE_SET_EXT_ADV_PROP_INC_TX_PWR (0x0040)Ì
BLE_HCI_LE_SET_EXT_ADV_PROP_MASK (0x7F)Î
BLE_HCI_LE_SET_EXT_ADV_PROP_LEGACY_IND (0x0013)Ï
BLE_HCI_LE_SET_EXT_ADV_PROP_LEGACY_LD_DIR (0x0015)Ð
BLE_HCI_LE_SET_EXT_ADV_PROP_LEGACY_HD_DIR (0x001d)Ñ
BLE_HCI_LE_SET_EXT_ADV_PROP_LEGACY_SCAN (0x0012)Ò
BLE_HCI_LE_SET_EXT_ADV_PROP_LEGACY_NONCONN (0x0010)Õ
BLE_HCI_MAX_EXT_ADV_DATA_LEN (251)×
BLE_HCI_LE_SET_DATA_OPER_INT (0)Ø
BLE_HCI_LE_SET_DATA_OPER_FIRST (1)Ù
BLE_HCI_LE_SET_DATA_OPER_LAST (2)Ú
BLE_HCI_LE_SET_DATA_OPER_COMPLETE (3)Û
BLE_HCI_LE_SET_DATA_OPER_UNCHANGED (4)Þ
BLE_HCI_MAX_EXT_SCAN_RSP_DATA_LEN (251)á
BLE_HCI_LE_SET_PERIODIC_ADV_PROP_INC_TX_PWR (0x0040)â
BLE_HCI_LE_SET_PERIODIC_ADV_PROP_MASK (0x0040)å
BLE_HCI_MAX_PERIODIC_ADV_DATA_LEN (252)è
BLE_HCI_PERIODIC_DATA_STATUS_COMPLETE 0x00é
BLE_HCI_PERIODIC_DATA_STATUS_INCOMPLETE 0x01ê
BLE_HCI_PERIODIC_DATA_STATUS_TRUNCATED 0x02í
BLE_HCI_PRIVACY_NETWORK (0)î
BLE_HCI_PRIVACY_DEVICE (1)ñ
BLE_HCI_EVCODE_INQUIRY_CMP (0x01)ò
BLE_HCI_EVCODE_INQUIRY_RESULT (0x02)ó
BLE_HCI_EVCODE_CONN_DONE (0x03)ô
BLE_HCI_EVCODE_CONN_REQUEST (0x04)õ
BLE_HCI_EVCODE_DISCONN_CMP (0x05)ü
BLE_HCI_EVCODE_AUTH_CMP (0x06)ý
BLE_HCI_EVCODE_REM_NAME_REQ_CMP (0x07)ÿ
BLE_HCI_EVCODE_ENCRYPT_CHG (0x08)BLE_HCI_EVCODE_CHG_LINK_KEY_CMP (0x09)BLE_HCI_EVCODE_MASTER_LINK_KEY_CMP (0x0A)BLE_HCI_EVCODE_RD_REM_SUPP_FEAT_CMP (0x0B)BLE_HCI_EVCODE_RD_REM_VER_INFO_CMP (0x0C)BLE_HCI_EVCODE_QOS_SETUP_CMP (0x0D)BLE_HCI_EVCODE_COMMAND_COMPLETE (0x0E)¡BLE_HCI_EVCODE_COMMAND_STATUS (0x0F)¨BLE_HCI_EVCODE_HW_ERROR (0x10)BLE_HCI_EVCODE_NUM_COMP_PKTS (0x13)·BLE_HCI_EVCODE_MODE_CHANGE (0x14)¸BLE_HCI_EVCODE_RETURN_LINK_KEYS (0x15)¹BLE_HCI_EVCODE_PIN_CODE_REQ (0x16)ºBLE_HCI_EVCODE_LINK_KEY_REQ (0x17)»BLE_HCI_EVCODE_LINK_KEY_NOTIFY (0x18)¼BLE_HCI_EVCODE_LOOPBACK_CMD (0x19)¾BLE_HCI_EVCODE_DATA_BUF_OVERFLOW (0x1A)ÃBLE_HCI_EVCODE_MAX_SLOTS_CHG (0x1B)ÄBLE_HCI_EVCODE_READ_CLK_OFF_COMP (0x1C)ÅBLE_HCI_EVCODE_CONN_PKT_TYPE_CHG (0x1D)ÆBLE_HCI_EVCODE_QOS_VIOLATION (0x1E)ÈBLE_HCI_EVCODE_PSR_MODE_CHG (0x20)ÉBLE_HCI_EVCODE_FLOW_SPEC_COMP (0x21)ÊBLE_HCI_EVCODE_INQ_RESULT_RSSI (0x22)ËBLE_HCI_EVCODE_READ_REM_EXT_FEAT (0x23)ÍBLE_HCI_EVCODE_SYNCH_CONN_COMP (0x2C)ÎBLE_HCI_EVCODE_SYNCH_CONN_CHG (0x2D)ÏBLE_HCI_EVCODE_SNIFF_SUBRATING (0x2E)ÐBLE_HCI_EVCODE_EXT_INQ_RESULT (0x2F)ÒBLE_HCI_EVCODE_ENC_KEY_REFRESH (0x30)ØBLE_HCI_EVOCDE_IO_CAP_REQ (0x31)ÙBLE_HCI_EVCODE_IO_CAP_RSP (0x32)ÚBLE_HCI_EVCODE_USER_CONFIRM_REQ (0x33)ÛBLE_HCI_EVCODE_PASSKEY_REQ (0x34)ÜBLE_HCI_EVCODE_REM_OOB_DATA_REQ (0x35)ÝBLE_HCI_EVCODE_SIMPLE_PAIR_COMP (0x36)ßBLE_HCI_EVCODE_LNK_SPVN_TMO_CHG (0x38)àBLE_HCI_EVCODE_ENH_FLUSH_COMP (0x39)áBLE_HCI_EVCODE_USER_PASSKEY_NOTIFY (0x3B)âBLE_HCI_EVCODE_KEYPRESS_NOTIFY (0x3C)ãBLE_HCI_EVCODE_REM_HOST_SUPP_FEAT (0x3D)åBLE_HCI_EVCODE_LE_META (0x3E)ìBLE_HCI_EVCODE_PHYS_LINK_COMP (0x40)íBLE_HCI_EVCODE_CHAN_SELECTED (0x41)îBLE_HCI_EVCODE_DISCONN_PHYS_LINK (0x42)ïBLE_HCI_EVCODE_PHYS_LINK_LOSS_EARLY (0x43)ðBLE_HCI_EVCODE_PHYS_LINK_RECOVERY (0x44)ñBLE_HCI_EVCODE_LOGICAL_LINK_COMP (0x45)òBLE_HCI_EVCODE_DISCONN_LOGICAL_LINK (0x46)óBLE_HCI_EVCODE_FLOW_SPEC_MODE_COMP (0x47)ôBLE_HCI_EVCODE_NUM_COMP_DATA_BLKS (0x48)õBLE_HCI_EVCODE_AMP_START_TEST (0x49)öBLE_HCI_EVOCDE_AMP_TEST_END (0x4A)÷BLE_HCI_EVOCDE_AMP_RCVR_REPORT (0x4B)øBLE_HCI_EVCODE_SHORT_RANGE_MODE_CHG (0x4C)ùBLE_HCI_EVCODE_AMP_STATUS_CHG (0x4D)úBLE_HCI_EVCODE_TRIG_CLK_CAPTURE (0x4E)ûBLE_HCI_EVCODE_SYNCH_TRAIN_COMP (0x4F)üBLE_HCI_EVCODE_SYNCH_TRAIN_RCVD (0x50)ýBLE_HCI_EVCODE_SLAVE_BCAST_RX (0x51)þBLE_HCI_EVCODE_SLAVE_BCAST_TMO (0x52)ÿBLE_HCI_EVCODE_TRUNC_PAGE_COMP (0x53)BLE_HCI_EVCODE_SLAVE_PAGE_RSP_TMO (0x54)BLE_HCI_EVCODE_SLAVE_BCAST_CHAN_MAP (0x55)BLE_HCI_EVCODE_INQ_RSP_NOTIFY (0x56)BLE_HCI_EVCODE_AUTH_PYLD_TMO (0x57)BLE_HCI_EVCODE_SAM_STATUS_CHG (0x58)BLE_HCI_EVCODE_VS_DEBUG (0xFF)BLE_HCI_LE_SUBEV_CONN_COMPLETE (0x01) BLE_HCI_LE_SUBEV_ADV_RPT (0x02)®BLE_HCI_LE_SUBEV_CONN_UPD_COMPLETE (0x03)¸BLE_HCI_LE_SUBEV_RD_REM_USED_FEAT (0x04)ÀBLE_HCI_LE_SUBEV_LT_KEY_REQ (0x05)ÈBLE_HCI_LE_SUBEV_REM_CONN_PARM_REQ (0x06)ÒBLE_HCI_LE_SUBEV_DATA_LEN_CHG (0x07)ÜBLE_HCI_LE_SUBEV_RD_LOC_P256_PUBKEY (0x08)ãBLE_HCI_LE_SUBEV_GEN_DHKEY_COMPLETE (0x09)êBLE_HCI_LE_SUBEV_ENH_CONN_COMPLETE (0x0A)úBLE_HCI_LE_SUBEV_DIRECT_ADV_RPT (0x0B) BLE_HCI_LE_SUBEV_PHY_UPDATE_COMPLETE (0x0C) BLE_HCI_LE_SUBEV_EXT_ADV_RPT (0x0D)¨ BLE_HCI_LE_SUBEV_PERIODIC_ADV_SYNC_ESTAB (0x0E)µ BLE_HCI_LE_SUBEV_PERIODIC_ADV_RPT (0x0F)Á BLE_HCI_LE_SUBEV_PERIODIC_ADV_SYNC_LOST (0x10)Ç BLE_HCI_LE_SUBEV_SCAN_TIMEOUT (0x11)Ì BLE_HCI_LE_SUBEV_ADV_SET_TERMINATED (0x12)Õ BLE_HCI_LE_SUBEV_SCAN_REQ_RCVD (0x13)Ý BLE_HCI_LE_SUBEV_CHAN_SEL_ALG (0x14)ä BLE_HCI_LE_SUBEV_CONNLESS_IQ_RPT (0x15)å BLE_HCI_LE_SUBEV_CONN_IQ_RPT (0x16)æ BLE_HCI_LE_SUBEV_CTE_REQ_FAILED (0x17)è BLE_HCI_LE_SUBEV_PERIODIC_ADV_SYNC_TRANSFER (0x18)÷ BLE_HCI_LE_SUBEV_CIS_ESTAB (0x19)BLE_HCI_LE_SUBEV_CIS_REQUEST (0x1A)BLE_HCI_LE_SUBEV_BIG_COMP (0x1B)§BLE_HCI_LE_SUBEV_BIG_TERMINATE_COMP (0x1C)®BLE_HCI_LE_SUBEV_BIG_SYNC_ESTAB (0x1D)¾BLE_HCI_LE_SUBEV_BIG_SYNC_LOST (0x1E)ÅBLE_HCI_LE_SUBEV_REQ_PEER_SCA_COMP (0x1F)ÍBLE_HCI_LE_SUBEV_PATH_LOSS_THRESHOLD (0x20)ÕBLE_HCI_LE_SUBEV_TRANSMIT_POWER_REPORT (0x21)áBLE_HCI_LE_SUBEV_BIGINFO_ADV_REPORT (0x22)óBLE_HCI_LE_SUBEV_SUBRATE_CHANGE (0x23)ÿBLE_HCI_EVENT_ACL_BUF_OVERFLOW (0x01)BLE_HCI_ADV_RPT_EVTYPE_ADV_IND (0)BLE_HCI_ADV_RPT_EVTYPE_DIR_IND (1)BLE_HCI_ADV_RPT_EVTYPE_SCAN_IND (2)BLE_HCI_ADV_RPT_EVTYPE_NONCONN_IND (3)BLE_HCI_ADV_RPT_EVTYPE_SCAN_RSP (4)BLE_HCI_LEGACY_ADV_EVTYPE_ADV_IND (0x13)BLE_HCI_LEGACY_ADV_EVTYPE_ADV_DIRECT_IND (0x15)BLE_HCI_LEGACY_ADV_EVTYPE_ADV_SCAN_IND (0x12)BLE_HCI_LEGACY_ADV_EVTYPE_ADV_NONCON_IND (0x10)BLE_HCI_LEGACY_ADV_EVTYPE_SCAN_RSP_ADV_IND (0x1b)BLE_HCI_LEGACY_ADV_EVTYPE_SCAN_RSP_ADV_SCAN_IND (0x1a)BLE_HCI_LE_CONN_COMPLETE_ROLE_MASTER (0x00)BLE_HCI_LE_CONN_COMPLETE_ROLE_SLAVE (0x01)BLE_HCI_LE_CONN_HANDLE_MAX (0x0eff)BLE_HCI_LE_ADV_RPT_NUM_RPTS_MIN (1)BLE_HCI_LE_ADV_RPT_NUM_RPTS_MAX (0x19)BLE_HCI_VER_BCS_1_0b (0)BLE_HCI_VER_BCS_1_1 (1)BLE_HCI_VER_BCS_1_2 (2)BLE_HCI_VER_BCS_2_0_EDR (3) BLE_HCI_VER_BCS_2_1_EDR (4)¡BLE_HCI_VER_BCS_3_0_HCS (5)¢BLE_HCI_VER_BCS_4_0 (6)£BLE_HCI_VER_BCS_4_1 (7)¤BLE_HCI_VER_BCS_4_2 (8)¥BLE_HCI_VER_BCS_5_0 (9)¦BLE_HCI_VER_BCS_5_1 (10)§BLE_HCI_VER_BCS_5_2 (11)¨BLE_HCI_VER_BCS_5_3 (12)ªBLE_LMP_VER_BCS_1_0b (0)«BLE_LMP_VER_BCS_1_1 (1)¬BLE_LMP_VER_BCS_1_2 (2)BLE_LMP_VER_BCS_2_0_EDR (3)®BLE_LMP_VER_BCS_2_1_EDR (4)¯BLE_LMP_VER_BCS_3_0_HCS (5)°BLE_LMP_VER_BCS_4_0 (6)±BLE_LMP_VER_BCS_4_1 (7)²BLE_LMP_VER_BCS_4_2 (8)³BLE_LMP_VER_BCS_5_0 (9)´BLE_LMP_VER_BCS_5_1 (10)µBLE_LMP_VER_BCS_5_2 (11)¶BLE_LMP_VER_BCS_5_3 (12)ºBLE_HCI_VER_BCS BLE_HCI_VER_BCS_5_0»BLE_LMP_VER_BCS BLE_LMP_VER_BCS_5_0ÇBLE_HCI_DATA_HDR_SZ 4ÈBLE_HCI_DATA_HANDLE(handle_pb_bc) (((handle_pb_bc) & 0x0fff) >> 0)ÉBLE_HCI_DATA_PB(handle_pb_bc) (((handle_pb_bc) & 0x3000) >> 12)ÊBLE_HCI_DATA_BC(handle_pb_bc) (((handle_pb_bc) & 0xc000) >> 14)ÒBLE_HCI_PB_FIRST_NON_FLUSH 0ÓBLE_HCI_PB_MIDDLE 1ÔBLE_HCI_PB_FIRST_FLUSH 2ÕBLE_HCI_PB_FULL 3ÜÒ ..\..\..\..\host\nimble\nimble\include\..\..\..\..\host\nimble\nimble\include\nimble/..\..\..\..\host\nimble\nimble\transport\include\nimble/hci_common.hble.hnimble/transport.hJ
..\..\..\..\host\nimble\nimble\include\nimble/hci_common.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\pan1070-ndk-v0.7.0\01_SDK\nimble\samples\bluetooth\ble_central\keil_107x)½ble_hci_cmdopcodeI#length:#°:data&#)ble_hci_evopcode:#length:#ö:datal#)Æble_hci_lc_disconnect_cpconn_handleI#reason:#)ûble_hci_rd_rem_ver_info_cpconn_handleI#)±ble_hci_cb_set_event_mask_cpevent_maski#)óble_hci_cb_read_tx_pwr_cpconn_handleI#type:#)¹ble_hci_cb_read_tx_pwr_rpconn_handleI#tx_levelÿ#)ìble_hci_cb_ctlr_to_host_fc_cpenable:#)Ûble_hci_cb_host_buf_size_cpacl_data_lenI#sco_data_len:#acl_numI#sco_numI#)£ble_hci_cb_host_num_comp_pkts_entryhandleI#countI#)ëble_hci_cb_host_num_comp_pkts_cphandles:#á[hÙ#)£ble_hci_cb_set_event_mask2_cpevent_mask2i#)Üble_hci_cb_rd_auth_pyld_tmo_cpconn_handleI#)¢    ble_hci_cb_rd_auth_pyld_tmo_rpconn_handleI#tmoI#)è    ble_hci_cb_wr_auth_pyld_tmo_cpconn_handleI#tmoI#)¡
ble_hci_cb_wr_auth_pyld_tmo_rpconn_handleI#)ble_hci_ip_rd_local_ver_rphci_ver:#hci_revI#lmp_ver:#manufacturerI#lmp_subverI#)Üble_hci_ip_rd_loc_supp_cmd_rp@Ë:?commandsÀ#)ble_hci_ip_rd_loc_supp_feat_rpfeaturesi#)ÿble_hci_ip_rd_buf_size_rpacl_data_lenI#sco_data_len:#acl_numI#sco_numI#)´ ble_hci_ip_rd_bd_addr_rp§ :addr#)Ü ble_hci_rd_rssi_cphandleI#)ble_hci_rd_rssi_rphandleI#rssiÿ#)Èble_hci_le_set_event_mask_cpevent_maski#)ble_hci_le_rd_buf_size_rpdata_lenI#data_packets:#)ble_hci_le_rd_buf_size_v2_rpdata_lenI#data_packets:#iso_data_lenI#iso_data_packets:#)¿ble_hci_le_rd_loc_supp_feat_rpfeaturesi#)÷ble_hci_le_set_rand_addr_cpê:addr_#)Çble_hci_le_set_adv_params_cpmin_intervalI#max_intervalI#type:#own_addr_type:#peer_addr_type:#:peer_addr    #chan_map:# filter_policy:#)ble_hci_le_rd_adv_chan_txpwr_rppower_levelÿ#)Òble_hci_le_set_adv_data_cp adv_data_len:#Á:adv_data¶    #)¨ble_hci_le_set_scan_rsp_data_cp scan_rsp_len:#:scan_rsp
#)Úble_hci_le_set_adv_enable_cpenable:#)æble_hci_le_set_scan_params_cpscan_type:#scan_itvlI#scan_windowI#own_addr_type:#filter_policy:#)´ble_hci_le_set_scan_enable_cpenable:#filter_duplicates:#)Îble_hci_le_create_conn_cpscan_itvlI#scan_windowI#filter_policy:#peer_addr_type:#´:peer_addr©#own_addr_type:#min_conn_itvlI# max_conn_itvlI#conn_latencyI#tmoI#min_ceI#max_ceI#)ýble_hci_le_rd_white_list_rpsize:#)Èble_hci_le_add_whte_list_cpaddr_type:#»:addr°#)ble_hci_le_rmv_white_list_cpaddr_type:#:addrü#)Ñble_hci_le_conn_update_cpconn_handleI#conn_itvl_minI#conn_itvl_maxI#conn_latencyI#supervision_timeoutI#min_ce_lenI#
max_ce_lenI#)ble_hci_le_set_host_chan_class_cp:chan_map÷ #)Çble_hci_le_rd_chan_map_cpconn_handleI#)ble_hci_le_rd_chan_map_rpconn_handleI#:chan_mapz#)Êble_hci_le_rd_rem_feat_cpconn_handleI#)ble_hci_le_encrypt_cp ï:keyä#:dataú#)Äble_hci_le_encrypt_rp·:data,#)óble_hci_le_rand_rprandom_numberi#)Úble_hci_le_start_encrypt_cpconn_handleI#randi#divI#
Î:ltkÃ#)© ble_hci_le_lt_key_req_reply_cpconn_handleI# :ltk#)â ble_hci_le_lt_key_req_reply_rpconn_handleI#)!ble_hci_le_lt_key_req_neg_reply_cpconn_handleI#)Ü!ble_hci_le_lt_key_req_neg_reply_rpconn_handleI#)"ble_hci_le_rd_supp_states_rpstatesi#)º"ble_hci_le_rx_test_cprx_chan:#)#ble_hci_le_tx_test_cptx_chan:#test_data_len:#payload:#)¿#ble_hci_le_test_end_rpnum_packetsI#)ú$ble_hci_le_rem_conn_param_rr_cpconn_handleI#conn_itvl_minI#conn_itvl_maxI#conn_latencyI#supervision_timeoutI#min_ceI#
max_ceI#)´%ble_hci_le_rem_conn_param_rr_rpconn_handleI#)&ble_hci_le_rem_conn_params_nrr_cpconn_handleI#reason:#)¼&ble_hci_le_rem_conn_params_nrr_rpconn_handleI#)'ble_hci_le_set_data_len_cpconn_handleI#tx_octetsI#tx_timeI#)Ê'ble_hci_le_set_data_len_rpconn_handleI#)(ble_hci_le_rd_sugg_def_data_len_rpmax_tx_octetsI#max_tx_timeI#)ò(ble_hci_le_wr_sugg_def_data_len_cpmax_tx_octetsI#max_tx_timeI#)¦)ble_hci_le_gen_dhkey_cp@):?pkey#)·*ble_hci_le_add_resolv_list_cp'peer_addr_type:#ë):peer_id_addrà#*:peer_irkÿ#¥*:local_irk#)+ble_hci_le_rmv_resolve_list_cppeer_addr_type:#ý*:peer_id_addrr#)Ç+ble_hci_le_rd_resolv_list_size_rpsize:#)¥,ble_hci_le_rd_peer_resolv_addr_cppeer_addr_type:#,:peer_id_addr#)â,ble_hci_le_rd_peer_resolv_addr_rpÖ,:rpaK#)Á-ble_hci_le_rd_local_resolv_addr_cppeer_addr_type:#¬-:peer_id_addr¡#)ÿ-ble_hci_le_rd_local_resolv_addr_rpó-:rpaè#)².ble_hci_le_set_addr_res_en_cpenable:#)æ.ble_hci_le_set_rpa_tmo_cprpa_timeoutI#)ã/ble_hci_le_rd_max_data_len_rpmax_tx_octestsI#max_tx_timeI#max_rx_octestsI#max_rx_timeI#)0ble_hci_le_rd_phy_cpconn_handleI#)á0ble_hci_le_rd_phy_rpconn_handleI#tx_phy:#rx_phy:#)¸1ble_hci_le_set_default_phy_cpall_phys:#tx_phys:#rx_phys:#)±2ble_hci_le_set_phy_cpconn_handleI#all_phys:#tx_phys:#rx_phys:#phy_optionsI#)ü2ble_hci_le_rx_test_v2_cprx_chan:#phy:#index:#)à3ble_hci_le_tx_test_v2_cptx_chan:#test_data_len:#payload:#phy:#)³4ble_hci_le_set_adv_set_rnd_addr_cpadv_handle:#¦4:addr#)¡7ble_hci_le_set_ext_adv_params_cpadv_handle:#propsI#5:pri_itvl_min{#¥5:pri_itvl_max#pri_chan_map:#    own_addr_type:#
peer_addr_type:#6:peer_addrþ#filter_policy:#tx_powerÿ#pri_phy:#sec_max_skip:#sec_phy:#sid:#scan_req_notif:#)Ù7ble_hci_le_set_ext_adv_params_rptx_powerÿ#)ë8ble_hci_le_set_ext_adv_data_cpadv_handle:#operation:#fragment_pref:#adv_data_len:#Ú8:adv_dataP#):ble_hci_le_set_ext_scan_rsp_data_cpadv_handle:#operation:#fragment_pref:#scan_rsp_len:#ñ9:scan_rspç#)É:adv_setadv_handle:#durationI#max_events:#)¥;ble_hci_le_set_ext_adv_enable_cpenable:#num_sets:#;sets#)æ;ble_hci_le_rd_max_adv_data_len_rpmax_adv_data_lenI#)<ble_hci_le_rd_num_of_adv_sets_rpnum_sets:#)Ô<ble_hci_le_remove_adv_set_cpadv_handle:#)Æ=ble_hci_le_set_periodic_adv_params_cpadv_handle:#min_itvlI#max_itvlI#propsI#)Æ>ble_hci_le_set_periodic_adv_data_cpadv_handle:#operation:#adv_data_len:#µ>:adv_data+#)?ble_hci_le_set_periodic_adv_enable_cpenable:#adv_handle:#)Ò?scan_paramstype:#itvlI#windowI#)Ê@ble_hci_le_set_ext_scan_params_cpown_addr_type:#filter_policy:#phys:#¼@scans4 #)·Able_hci_le_set_ext_scan_enable_cpenable:#filter_dup:#durationI#periodI#)ñBconn_paramsscan_itvlI#scan_windowI#conn_min_itvlI#conn_max_itvlI#conn_latencyI#supervision_timeoutI#
min_ceI#max_ceI#)¨Dble_hci_le_ext_create_conn_cp
filter_policy:#own_addr_type:#peer_addr_type:#äC:peer_addrÙ!#init_phy_mask:#    D· conn_params"#
)áEble_hci_le_periodic_adv_create_sync_cpoptions:#sid:#peer_addr_type:#E:peer_addr"#skipI#    sync_timeoutI#sync_cte_type:# ) Fble_hci_le_periodic_adv_term_sync_cpsync_handleI#)Gble_hci_le_add_dev_to_periodic_adv_list_cppeer_addr_type:#òF:peer_addrg##sid:#)Hble_hci_le_rem_dev_from_periodic_adv_list_cppeer_addr_type:#åG:peer_addrÚ##sid:#)ÄHble_hci_le_rd_periodic_adv_list_size_rplist_size:#)Ible_hci_le_rd_transmit_power_rpmin_tx_powerÿ#max_tx_powerÿ#)üIble_hci_le_rd_rf_path_compensation_rptx_path_compensation #rx_path_compensation #)ãJble_hci_le_wr_rf_path_compensation_cptx_path_compensation #rx_path_compensation #)ÏKble_hci_le_set_privacy_mode_cppeer_id_addr_type:#¬K:peer_id_addr¡%#mode:#)£Lble_hci_le_periodic_adv_receive_enable_cpsync_handleI#enable:#)Mble_hci_le_periodic_adv_sync_transfer_cpconn_handleI#service_dataI#sync_handleI#)ÔMble_hci_le_periodic_adv_sync_transfer_rpconn_handleI#)ÅNble_hci_le_periodic_adv_set_info_transfer_cpconn_handleI#service_dataI#adv_handle:#)Oble_hci_le_periodic_adv_set_info_transfer_rpconn_handleI#)Pble_hci_le_periodic_adv_sync_transfer_params_cpconn_handleI#mode:#skipI#sync_timeoutI#sync_cte_type:#)éPble_hci_le_periodic_adv_sync_transfer_params_rpconn_handleI#)ïQble_hci_le_set_default_periodic_sync_transfer_params_cpmode:#skipI#sync_timeoutI#sync_cte_type:#)¨Rble_hci_le_request_peer_sca_cpconn_handleI#)çRble_hci_le_set_host_feat_cpbit_num:#val:#)øSble_hci_le_set_default_subrate_cp
subrate_minI#subrate_maxI#max_latencyI#cont_numI#supervision_tmoI#)Uble_hci_le_subrate_req_cpconn_handleI#subrate_minI#subrate_maxI#max_latencyI#cont_numI#supervision_tmoI#
)ÏUble_hci_vs_rd_static_addr_rpÂU:addr·*#)ÿUble_hci_vs_set_tx_pwr_cptx_powerÿ#)¯Vble_hci_vs_set_tx_pwr_rptx_powerÿ#)ÖVble_hci_vs_css_cpopcode:#)®Wble_hci_vs_css_configure_cp    opcode:#slot_usY#period_slotsY#)õWble_hci_vs_css_set_next_slot_cpopcode:#slot_idxI#)ÑXble_hci_vs_css_set_conn_slot_cpopcode:#conn_handleI#slot_idxI#)¤Yble_hci_le_enh_read_transmit_power_level_cpconn_handleI#phy:#)ÀZble_hci_le_enh_read_transmit_power_level_rpstatus:#conn_handleI#phy:#curr_tx_power_level:#max_tx_power_level:#)[ble_hci_le_read_remote_transmit_power_level_cpconn_handleI#phy:#)Ñ\ble_hci_le_set_path_loss_report_param_cpconn_handleI#high_threshold:#high_hysteresis:#low_threshold:#low_hysteresis:#min_time_spentI#)¥]ble_hci_le_set_path_loss_report_enable_cpconn_handleI#enable:#)^ble_hci_le_set_transmit_power_report_enable_cpconn_handleI#local_enable:#remote_enable:#)ì^ble_hci_ev_disconn_cmpstatus:#conn_handleI#reason:#)Ã_ble_hci_ev_enrypt_chgstatus:#connection_handleI#enabled:#)Ç`ble_hci_ev_rd_rem_ver_info_cmpstatus:#conn_handleI#version:#manufacturerI#subversionI#)¼able_hci_ev_command_completenum_packets:#opcodeI#status:#¦a:return_params0#)bble_hci_ev_command_complete_nopnum_packets:#opcodeI#)Úbble_hci_ev_command_statusstatus:#num_packets:#opcodeI#)cble_hci_ev_hw_errorhw_code:#)³ccomp_pkthandleI#packetsI#)ùcble_hci_ev_num_comp_pktscount:#çc1completedß1#)®dble_hci_ev_data_buf_overflowlink_type:#)ódble_hci_ev_enc_key_refreshstatus:#conn_handleI#)³eble_hci_ev_le_metasubevent:#¦e:data2#)æeble_hci_ev_auth_pyld_tmoconn_handleI#)¡fble_hci_ev_vs_debugid:#f:data
3#)hble_hci_ev_le_subev_conn_completesubev_code:#status:#conn_handleI#role:#peer_addr_type:#±g:peer_addr¦3#conn_itvlI#conn_latencyI#supervision_timeoutI#mca:#)iadv_report    type:#addr_type:#Ñh:addrF4#data_len:#ùh:datao4#    )çible_hci_ev_le_subev_adv_rptsubev_code:#num_reports:#×i4reportsÏ4#)kble_hci_ev_le_subev_conn_upd_complete
subev_code:#status:#conn_handleI#conn_itvlI#conn_latencyI#supervision_timeoutI#)lble_hci_ev_le_subev_rd_rem_used_featsubev_code:#status:#conn_handleI#þk:featuresó5#)÷lble_hci_ev_le_subev_lt_key_req subev_code:#conn_handleI#randi#divI#)nble_hci_ev_le_subev_rem_conn_param_reqsubev_code:#conn_handleI#min_intervalI#max_intervalI#latencyI#timeoutI#    )Áoble_hci_ev_le_subev_data_len_chgsubev_code:#conn_handleI#max_tx_octetsI#max_tx_timeI#max_rx_octetsI#max_rx_timeI#    )®pble_hci_ev_le_subev_rd_loc_p256_pubkeyBsubev_code:#status:#p:?public_key8#)qble_hci_ev_le_subev_gen_dhkey_complete"subev_code:#status:#q:dh_key}8#)Çsble_hci_ev_le_subev_enh_conn_completesubev_code:#status:#conn_handleI#role:#peer_addr_type:#«r:peer_addr 9#Çr:local_rpa<9#ãr:peer_rpaX9#conn_itvlI#conn_latencyI#supervision_timeoutI#mca:#)Ótdir_adv_reporttype:#addr_type:#t:addrû9#dir_addr_type:#´t:dir_addr):#    rssiÿ#)»uble_hci_ev_le_subev_direct_adv_rptsubev_code:#num_reports:#«uÇ9reports£:#)Ávble_hci_ev_le_subev_phy_update_completesubev_code:#status:#conn_handleI#tx_phy:#rx_phy:#)Ñxext_adv_reportevt_typeI#addr_type:#w:addry;#pri_phy:#    sec_phy:#
sid:#tx_powerÿ#rssiÿ# periodic_itvlI#dir_addr_type:#x:dir_addr <#data_len:#Äx:data:<#)¶yble_hci_ev_le_subev_ext_adv_rptsubev_code:#num_reports:#¦yA;reports<#){ble_hci_ev_le_subev_periodic_adv_sync_estabsubev_code:#status:#sync_handleI#sid:#peer_addr_type:#Ïz:peer_addrD=#phy:#intervalI# aca:#)Ï|ble_hci_ev_le_subev_periodic_adv_rptsubev_code:#sync_handleI#tx_powerÿ#rssiÿ#cte_type:#data_status:#data_len:#Â|:data8>#)¨}ble_hci_ev_le_subev_periodic_adv_sync_lostsubev_code:#sync_handleI#)â}ble_hci_ev_le_subev_scan_timeoutsubev_code:#)ï~ble_hci_ev_le_subev_adv_set_terminatedsubev_code:#status:#adv_handle:#conn_handleI#num_events:#)òble_hci_ev_le_subev_scan_req_rcvd    subev_code:#adv_handle:#peer_addr_type:#à:peer_addrÕ?#)Ïble_hci_ev_le_subev_chan_sel_algsubev_code:#conn_handleI#csa:#)Öble_hci_ev_le_subev_periodic_adv_sync_transfersubev_code:#status:#conn_handleI#service_dataI#sync_handleI#sid:#peer_addr_type:#    :peer_addrA#
phy:#intervalI#aca:#)ÿble_hci_ev_le_subev_cis_establishedsubev_code:#status:#cis_handleI#Ã:cig_sync_delay·A#å:cis_sync_delayÙA#:trans_latency_mtosûA#
:trans_latency_stom!B# phy_mtos:#phy_stom:#nse:#bn_mtos:#bn_stom:#ft_mtos:#ft_stom:#max_pdu_mtosI#max_pdu_stomI#iso_intervalI#)ble_hci_ev_le_subev_cis_requestsubev_code:#conn_handleI#cis_handleI#cig_id:#cis_id:#)¶ble_hci_ev_le_subev_big_completesubev_code:#status:#big_handle:#ì:big_sync_delayàC#:transport_latencyD#phy:#    nse:#
bn:#pto:#irc:# max_pduI#iso_intervalI#bis_cnt:#ªIbisD#)ble_hci_ev_le_subev_big_terminate_completesubev_code:#big_handle:#reason:#)´ble_hci_ev_le_subev_big_sync_establishedsubev_code:#status:#big_handle:#:transport_latencyE#nse:#bn:#pto:#irc:#    max_pduI#
iso_intervalI#bis_cnt:# Ibis_handlesF#)ble_hci_ev_le_subev_big_sync_lostsubev_code:#big_handle:#reason:#)ble_hci_ev_le_subev_peer_sca_completesubev_code:#status:#conn_handleI#sca:#)ble_hci_ev_le_subev_path_loss_thresholdsubev_code:#conn_handleI#current_path_loss:#zone_entered:#)äble_hci_ev_le_subev_transmit_power_report    subev_code:#status:#conn_handleI#reason:#phy:#transmit_power_level:#transmit_power_level_flag:#delta:#)ble_hci_ev_le_subev_biginfo_adv_reportsubev_code:#sync_handleI#bis_cnt:#nse:#iso_intervalI#bn:#pto:#irc:#    max_pduI#
°:sdu_interval$I#max_sduI#phy:#framing:#encryption:#)Åble_hci_ev_le_subev_subrate_changesubev_code:#status:#conn_handleI#subrate_factorI#periph_latencyI#cont_numI#supervision_tmoI#
)hci_data_hdrhdh_handle_pb_bcI#hdh_lenI#|}~    
OMP_FLAG_FROM_HS (0x01)OMP_FLAG_FROM_LL (0x02) OMP_FLAG_FROM_MASK (0x03)&POOL_CMD_COUNT (1)(POOL_CMD_SIZE (80)*POOL_EVT_COUNT (MYNEWT_VAL(BLE_TRANSPORT_EVT_COUNT))+POOL_EVT_LO_COUNT (MYNEWT_VAL(BLE_TRANSPORT_EVT_DISCARDABLE_COUNT)),POOL_EVT_SIZE (MYNEWT_VAL(BLE_TRANSPORT_EVT_SIZE))8POOL_ACL_COUNT (MYNEWT_VAL(BLE_TRANSPORT_ACL_FROM_LL_COUNT)):POOL_ACL_SIZE (OS_ALIGN( MYNEWT_VAL(BLE_TRANSPORT_ACL_SIZE) + BLE_MBUF_MEMBLOCK_OVERHEAD + BLE_HCI_DATA_HDR_SZ, OS_ALIGNMENT))ØÎ ..\..\..\..\config\C:\Keil_v5\ARM\ARMCC\Bin\..\include\..\..\..\..\host\nimble\porting\nimble\include\..\..\..\..\host\nimble\nimble\include\..\..\..\..\host\nimble\nimble\transport\include\soc_config.hstdint.hnimble_syscfg.hsysinit/sysinit.hos/os_mbuf.hos/os_mempool.hos/panchip_mempool.hnimble/ble.hnimble/hci_common.hnimble/transport.h..\..\..\..\host\nimble\nimble\transport\src\transport.c´
..\..\..\..\host\nimble\nimble\transport\src\transport.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\pan1070-ndk-v0.7.0\01_SDK\nimble\samples\bluetooth\ble_central\keil_107x_Complex long_double_Complex double_Complex floatuvoidint_Bool)â__va_list__apb#"1P__builtin_va_listG:O:¿¢:ß®:ç"I!/!I$>%%%%    %C
%C%% %%%C%C&I(( 1111 I8     I  I8    4! I8     "I#7I$I%I&I    'I(I)*+,-./404142434445.:;9?I6.:;9?7.:;9G8.:;9?I 9.:;9? :.:;9G ;.:;9?I<.:;9?=.:;9G>.:;9?I@?.:;9?@@.:;9G@A.:;9?I@
B.:;9?@
C.:;9G@
D1E1F1XYWG1XYWH.1I.1@J.1@
K.1L.<4I?M.<4?NIOPI:;9QI4RSTUVW1X4I    ,Y4I    Z4I[4I,\4I]4I    4^4I    ,4_4I4`4I,4a4I4b41    ,c41d41,e41f1g1hI    iIjIkI    4lI    ,4mI4n1    o1p4I    ?q4I?<r4I,s4It5Iu;v=w%x<%Component: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed]armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M0 --fpu=SoftVFP --output=.\objects\transport.o --vfemode=force
Input Comments:p2bdc-3Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec]armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M0 --fpu=SoftVFP --apcs=/interwork/interwork --no_divide transport.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]ArmCC --c99 --split_sections --debug -c --gnu -o.\objects\transport.o --depend=.\objects\transport.d --cpu=Cortex-M0 --apcs=interwork -O3 -Otime --diag_suppress=9931 --preinclude=soc_config.h -I..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\cmsis\include -I..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\peripheral\inc -I..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\device\Include -I..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\radio\prf_lib\include -I..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\SEGGER_RTT\RTT -I..\..\..\..\os\freertos\include -I..\..\..\..\os\freertos\portable\RVDS\ARM_CM0 -I..\..\..\..\host\nimble\ext\tinycrypt\include -I..\..\..\..\host\nimble\nimble\include -I..\..\..\..\host\nimble\nimble\host\include -I..\..\..\..\host\nimble\nimble\host\util\include -I..\..\..\..\host\nimble\nimble\transport\include -I..\..\..\..\host\nimble\porting\nimble\include -I..\..\..\..\host\nimble\porting\npl\freertos\include -I..\..\..\..\host\nimble\nimble\host\services\gap\include -I..\..\..\..\host\nimble\nimble\host\services\gatt\include -I..\..\..\..\host\nimble\nimble\host\services\ans\include -I..\..\..\..\host\nimble\nimble\host\store\config\include -I..\..\..\..\host\nimble\ext\base64\include -I..\..\..\..\controller\pan107x_spark\include\utils -I..\..\..\..\controller\pan107x_spark\include -I..\..\..\..\host\kv_store -I.\configuration -I..\src -I..\..\..\..\config -I.\RTE\_ble_central_spark -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\Device\ARM\ARMCM0\Include -IC:\Keil_v5\ARM\CMSIS\Include -D__MICROLIB -D__UVISION_VERSION=530 -DARMCM0 -D_RTE_ -DCONFIG_FLASH_LINE_MODE=FLASH_X2_MODE -DNIMBLE_CFG_CONTROLLER=1 -DNIMBLE_SPARK_SUP -DIP_107x --omf_browse=.\objects\transport.crf ..\..\..\..\host\nimble\nimble\transport\src\transport.c¿T¿T¿T¼T¿T¼T¿T¼T¿T¼T
¿T¼T¿T¼TB¿T    ¼Tn    ¿T
¼T
°T°T°TnTñÿbTVT4 4DD ?Tñÿ¯S¯SS%SSS%SáR%SÇR%SR%SR%SR    %S    WR
%S
RR\%SERP<RP/Rl@&R¬RÈà
R¨ýQÄhôQ,$óQPíQ%SÐQ¶QQQhQNQ4QQQèPÐP·PPPlP SP!:P"!P#P$ðO%×O&¾O'¥O(O)sO*ZO+AO,(O-O.øN/àN0ÈN1°N2N3N4hN5MN60N7N8öM9ÙM:¼M;M<M=iM?@MMÝLL%[LLÇàKS§KifKt"KxßJp¡J|UJJMÙIzIIaI)$IrâH¢HE_HAHOÚG=¢GUdGY'G]çFaªFmF,FÏîE¯EÃrE4E÷D¶DuD×3DåñCÛ°CïoCû.CêëBÿ©BàhBó&B÷éA«A¿nAÓ.AËñ@³´@£w@6@÷?¯¹?§|?·>?»ù>e»>!|>>>>QÈ=1=CL=5=GÏ<[<_W<K<gà;l¤;cg;W!;ç:-«:9l:~-:vé9n¸9%9O9Ç 9Sô8iÀ8t8xS8p"8|ã7´7M7zP7I#7)ó6r¾66EU6A6Oê5=¿5U5Y^5]+5aû4Ë44Ïf444Ã4Ó3£3o3;3×3åÑ2Û2ïi2û52êÿ1ÿÊ1à1óa1÷11«1¿Ð0Ó0Ëm0³=0£ 0Ù/§/¯v/§F/·/»Ý.e¬.!z.I..Qí-1º-C-5X-G(-[ù,_Ê,K,gm,l>,c,WÕ+¨+-y+9G+~+vÞ*n *$\**Æá)R¨)hg)s#)wà(o¢({V((LÚ'y'Hb'(%'qã&£&D`&@&NÛ%<£%Te%X(%\è$`«$n$-$Îï#°#Âs#5#ø"·"v"Ö4"äò!Ú±!îp!ú/!éì þª ßi ò' öêª®¾oÒ/Êò²µ¢x7ø®º¦}¶?ºúd¼ }?PÉ0BM4 FÐZ^XJfák¥bhV"è,¬8m}.uêm©#b
 ÅáQ¥garvÔnzDKÂxGD'p¿|C6?ðM«;pS/Wï[¬_l,èÍ§eÁ%ä¤`Õ×ãÙNí
ùÆ è ý; Þ÷ñ²õr©3½ñÑ®Én±.¡î
ª
h
'
¥ç    µ¦    ¹^    c    Û\O/ÛA3YEYÚ]I]ejßaUV~+Ú7|VtlÇ jIÂæ|Ü7ëðªákh!SãRÉR
¯RRBRn    YR
öåÕÅt"ñÿ
½ ?
¸4
¸4
»4
»
»4 4
º
º$
¼,
º8
¼>
·D4H4L4
¿"
¿6
¿J
¾Z
¹b
·44 4¤4À4Ä4Ü4à4ä4è%?môøü*.môøü*.8<8<0B4*0C4,0D4&0E4(0F4.0G4#0H400I42pìeðTpû»67)»/8>D9Z»`:rx;»< ¦=¶¼>ßåApì*ð*ôU$*(*,]pì,ð,ôV+,/,3^G^X^e^pì&ð&ôW $&(&,_;HL_Y]_n³pì(ð(ôX!%()(-`<IM`Z^`pì.ð.ôY.!.%a1apì#ð#ôZ*.#2#6b@»DbQb]blpbzªpì0ð0ô[00"cpì2ð2ô\4282<dEId\*\,\&\(\.\#\0\2LMNOPRSpÐÔHpÓ×JpMpÖjÚp[pôøQpKpLpPpNî»´pOp_p]
%³4³H³g³³³¬³½³Ø³ç³ø³³"³3³M³\³|³³Å³ß³î³³&³Q³o³~³³±³Ì³è³÷³³.³4³I³W³_³t³z³³³³³Ç³Í³×³ê³þ³p    ^ p`³*³8³F³T³m³³¥³¾³ß³ö³³³)³7³E³S³l³³¦³½³Ö³³@³s³¦³Ã³ó³2³h³³s8³>sR³ts³¢s¶³Ûss-s8³b³hs|³³¥³¹³Ï³ê³³³2³U³d³¯³É³ß³æ³    s³)³H³Nsb³q³ª³¹³×³Ý³ò³pR/³R³d³³³¯³É³ã³ù³³/³E³`³{³³¥³Â³ß³õ³³)³B³[³r³³³°³Ì³è³÷³    ³³4³S³n³³¢³´³Ò³í³³³/³H³f³x³³¤³¾³É³ô³ÿ³(³:³Y³l³³³´³Ç³Ú³í³³³3³I³T³m³³³³³É³ß³ô³    ³³3³³í³    ³3    ³N    ³i    ³    ³¦    ³¾    ³Ö    ³î    ³
³
³7
³U
³Á
³ã
³ö
³³*³<³W³r³³¡³»³Ñ³ì³³³8³S³k³}³³·³Í³ç³ ³ ³3 ³J ³\ ³v ³ ³¤ ³À ³Û ³í ³³&³8³V³h³z³³¥³¿³Ñ³_³q³³¢³¼³Ï³ê³ý³³#³6³M³i³³¡³Æ³Ô³ï³ ³!³5³K³a³v³³³¸p=p<pq$Í³ö³³N³ts¡³Ì³Ú³ü³
³pp#T³y³³sÂ³³0³>ss³²³åsôs)³R³³·³ë³Ussºsë³!³Rsp³³³ª³½³Ð³ç³³³4³B¸h³|³³°³Õ³ê³pu( ³;³K³³³õsps&4³C³R³a³·³Ð³é³³³5³M³e³~³³ª³Â³Õ³ë³ü³³"³>³Y³o³³¡³µ³Í³æ³³$³E³X³r³³¨³½³Ø³ë³³³2³|³³³§sË³Ù³ï³³³(³>³Z³h³t³³©³·³Ã³Ù³³ ³pv);³¥³½³æ³    ³!³F³x³¶³/³As³É³³>³x³±³í³(³`³³p;P³³¯³ò³!³Q³³¹³Ü³ô³*³`³©³ï³7³³¶³ú³<³}³¿³³;³ìsZ ³´ ³» sè ³p?z³³6³Y³r³³9³R³³ ³<³r³³ÿsp6<³z³³«³Â³Û³ü³:³Fss³°³ßssD³O³w³³±³ùs3³i³s³²sÔsã³ùs³,sp    >p³³Î³ç³³@³Y³³¹³Ò³#³<³¿³Ø³ø³³C³
sÂ
³p:Ý³ós³R³³¿³Ó³
³A³y³³³â³ð³ ³9³s³¯³à³î³³5³m³§³Ö³ä³³+³c³³Ì³Ú³÷³#    ³o    ³«    ³Ü    ³ê    ³
³J³^³³É³³³B³V³³³Æ³p@pA³¼³à³ï³p7(s8s^³sÁspt    ',sl³³pZ     x³~³³p 9A³|s¶³è³ós#³X³³¾³í³i³³¯s¿sæssHs~s¬³Â³ês³(³Us³°³Æ³ìs³*³Rs|³³»sá³÷³#sQ³[spr%E³³¯sès#sW³}³³¿³ã³û³%³J³b³³½³Èså³ý³³3³p    8!³<³R³g³py,³³³Æ³ô³û³(³/³p{.¶sp3ð³)³Jsax³³³s¹³¿³Å³è³³D³f³¢³Ëpz-³§ÂÝø.M¸Êð/a³ksp~1¡Ò¡ä¡ù¡¡ ¡0¡ ³F³gs~¥³µ³ÐsÖ³Ü³â³p|/6³»³2³k³s£ºË³Ü³î³øsþ³³p4¦1¦F³[³q³p5A§V³h³p}0&³9³N p     2³=³Z¤k¤}³¤¢¤²¤Ä³Ø¤2sLs©³¯³¼³Õ³à³³³³-³8³px+pw*p×YÛñ³³rpÞâEpìaðpíñD³U³pâgæpÞâC²%³j²²»²Ø²²(²J²³³pÞXâ.ªªª"³=ªY³u³³Òª'ªB³¼ª)ªK«]³²Ô³7ªpÚeÞ ª¢ªÕªpÚ ÞSª5ª³³ß«³+ªlªÉªùªª+³\³ïªpÛßGpÜàIøpÜ¡àTh³pþkpÿi>cº¯À¯+Ag®Ääò³,Or®³Å³0P¸¾³Þæ³³2`³³³³8    ³G    ³p    ³    ³£    ³pîhòûpdÔ³á³pîbòpíñFpêlîü³pðmô pïnó!4³^³¬³³³*³R³m³Êñ³³³*³S³i³pòoö"$³¼³Ó³è³ý³³'³p÷ûBpç\ë\³r³³Ê³Û³ë³ù³³³@³R³b³t³¾³Ñ³´    ³¿    ³é    ³
³upü¤WpÿfÁ4p÷£ûVpîcò³³*³U³e³p³®³¾³ó³)³]³k³³±³ä³³1³B³S³³³Ò³³T³³³Ó³à³³J³[³l³³³Ä³
³?³U³f³w³ ³Ô³ü³
³@³q³³»³Ñ³ç³³7³c³§³½³Ë³â³ú³    ³(    ³?    ³y    ³¯    ³º    ³
³
³R
³
³
³°
³Ç
³Þ
³³,³^³s³³¢³³Õ³ì³³³&³6³F³u³©³´³õ³ ³@ ³W ³n ³ ³¡ ³µ ³É ³û ³?³s³~³Â³è³þ³0³k³¡³¯³¼³Ç³³³Z³³Ô³³2³^³u³³·³ñ³³³5³R³b³r³¬³è³ø³4³i³|³³Â³³³U³j³³Ù³ä³³³k³v³¿³þ³    ³O³³¥³ì³*³^³³®³Æ³Û³
³9³I³Y³³³°³à³ò³³³)³X³e³t³£³º³Ë³Ø³³³e³t³³³È³ß³÷³³*³<³M³c³t³³³Ñ³    ³³3³I³T³ ³³³Ê³à³ë³³-³A³w³³Þ³³L³³³¯³¾³û³³$³/³y³³¬³º³Ê³ ³ ³- ³y ³ ³ ³¯ ³Ó ³è ³ÿ ³!³,!³I!³Y!³i!³£!³º!³Ò!³Ý!³"³]"³j"³"³"³¬"³Â"³Ù"³#³`#³k#³#³Ó#³Þ#³ü#³<$³w$³$³Ö$³ô$³=%³[%³%³¥%³Ç%³&³&³^&³t&³&³Ì&³'³)'³='³'³Î'³Ü'³ê'³(³(³a(³¬(³º(³Ð(³ç(³ )³R)³_)³)³°)³Å)³×)³ð)³$*³9*³N*³c*³u*³*³»*³÷*³'+³N+³+³+³¦+³Û+³í+³",³7,³I,³,³,³Ý,³ò,³ÿ,³-³8-³-³-³Ñ-³é-³.³.³1.³I.³.³.³æ.³ü.³/³?/³T/³d/³/³ª/³»/³ï/³0³0³+0³?0³u0³0³0³ 0³î0³þ0³-1³B1³R1³|1³1³«1³Ø1³&2³V2³k2³2³ 2³Þ2³3³3³T3³d3³y3³3³3³ª3³Î3³ä3³4³4³,4³?4³J4³h4³s4³³4³È4³5³.5³C5³V5³l5³5³Ç5³×5³ì5³÷5³?6³T6³b6³o6³¯6³Ä6³Ú6³ð6³7³7³L7³a7³x7³7³¤7³¹7³ù7³    8³8³f8³v8³8³Î8³Þ8³ó8³9³9³$9³@9³\9³9³9³²9³¿9³á9³ô9³ÿ9³":³-:³K:³:³:³ô:³;³;³);³9;³_;³r;³};³;³«;³¸;³Ê;³Ø;³ï;³<³<³3<³><³<³<³ó<³=³=³%=³==³H=³f=³x=³=³Ã=³Ø=³ê=³ø=³
>³>³1>³<>³>³ >³Ú>³?³*?³>?³S?³g?³¢?³¶?³Î?³Ù?³%@³:@³G@³@³ @³µ@³Ë@³à@³í@³A³A³/A³AA³NA³A³A³°A³¼A³ÞA³B³&B³RB³dB³qB³B³B³¤B³µB³ËB³áB³÷B³1C³FC³ZC³jC³zC³µC³ÅC³ÙC³åC³D³-D³:D³FD³SD³`D³qD³D³D³¤D³óD³E³E³ZE³jE³~E³E³°E³¼E³ÉE³ÖE³çE³ýE³F³F³hF³|F³F³ÌF³ÜF³ñF³þF³@G³UG³pG³G³ÊG³ÚG³ïG³ÿG³H³*H³MH³\H³H³²H³ÃH³ÐH³æH³òH³ÿH³I³I³)I³NI³[I³lI³I³½I³ÍI³âI³úI³J³$J³=J³jJ³{J³pì¢ðU³³³¦³°.ARM.attributes.strtab.shstrtab.rel.debug_pubnames.rel.debug_frame.rel.debug_line.rel.debug_info.reli.ble_transport_register_put_acl_from_ll_cb.reli.ble_transport_init.reli.ble_transport_free.reli.ble_transport_alloc_evt.reli.ble_transport_alloc_cmd.reli.ble_transport_alloc_acl_from_ll.reli.ble_transport_alloc_acl_from_hs.reli.ble_transport_acl_put.symtab.comment.arm_vfe_header__ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000__ARM_grp.transport.c.2_gb2000_rbRxNDYvmI1_p00000__ARM_grp.hci_common.h.2_sGe000_fdKHWJmjjv9_q90000__ARM_grp.transport.h.2_Uw0000_PTwxtjytUR6_300000__ARM_grp.monitor.h.2_M$4000_QQ3W9m7JP88_x10000__ARM_grp.transport_impl.h.2_kv0000_4HxXvi4Xil2_300000__ARM_grp.ble.h.2_D06000_eeNDf7XpYm2_P00000__ARM_grp.panchip_mempool.h.2_ww0000_b7ljJ33i3Lf_300000__ARM_grp.os_mempool.h.2_gI1000_6YgXYnfQhq4_h00000__ARM_grp.os_mbuf.h.2_sY4000_MpH_zS0lJ36_s10000__ARM_grp.os_error.h.2_8y0000_rBrPMkM35v0_300000__ARM_grp.os.h.2_Yx1000_gcqulr9TgD3_700000__ARM_grp.queue.h.2_cg5000_MsZm4_mikEb_300000__ARM_grp.endian.h.2_I01000_IaLrbc3duz4_300000__ARM_grp.inttypes.h.2_EM2000_U6sknMvcAW9_800000__ARM_grp.nimble_npl.h.2_YV3000_L6RJHk06y61_X00000__ARM_grp.nimble_npl_os.h.2_QY3000_H9Fs3b_ET6b_X00000__ARM_grp.npl_freertos.h.2_4v0000__yqjy_e7lce_300000__ARM_grp.timers.h.2_se2000_wzwvxZp_STc_700000__ARM_grp.semphr.h.2_w$1000_PbSIOe6pp2f_700000__ARM_grp.queue.h.2_cp1000_AmBl_gggL49_300000__ARM_grp.task.h.2_sM4000_6_eFGJ2$i88_s00000__ARM_grp.list.h.2_k53000_VuYGGHTIp62_e00000__ARM_grp.FreeRTOS.h.2_od6000_o4EcpZoVdVb_z00000__ARM_grp.portable.h.2_kF1000_y4zy72u0BY0_k00000__ARM_grp.mpu_wrappers.h.2_Mv0000_BMh630ZTmV4_300000__ARM_grp.portmacro.h.2_kR1000_M9Yea91PmOb_800000__ARM_grp.deprecated_definitions.h.2_Au0000_hiT2$s2dVzc_300000__ARM_grp.projdefs.h.2_gm1000_d_LYqNcVF59_300000__ARM_grp.FreeRTOSConfig.h.2_Q24000_Zfe6nV_5Buc_h00000__ARM_grp.pan_hal.h.2_IE0000_Qea4jqe$bCa_300000__ARM_grp.pan_hal_adc.h.2_cF0000_PIR_6YIxL5c_300000__ARM_grp.pan_hal_timer.h.2_Z7w100_3FJxjiJJrV9_N10000__ARM_grp.pan_hal_pwm.h.2_4cM000_DX0yMsjx3k3_310000__ARM_grp.pan_hal_wwdt.h.2_oB1000_sqzDIH3pjSa_g00000__ARM_grp.pan_hal_wdt.h.2_ED1000_CPLvQNE$yi1_e00000__ARM_grp.pan_hal_i2c.h.2_kEL000_QiMS_E6WPF3_A00000__ARM_grp.pan_hal_spi.h.2_t0x100_TuVJElryZFe_h20000__ARM_grp.pan_hal_dmac.h.2_$9x100_dchUI2gGnJ2_l30000__ARM_grp.pan_hal_uart.h.2_KPv100_RFikGiVw_l1_h10000__ARM_grp.pan_hal_gpio.h.2_dPu100_TIkBBSsH8Od_r00000__ARM_grp.pan_hal_def.h.2_gr1000_MTjsYcqe3P1_e00000__ARM_grp.pan_power.h.2_Ih1000_prg$zmMH7ic_a00000__ARM_grp.pan_clktrim.h.2_UiL000_EWDoSxTXc03_x00000__ARM_grp.pan_pri_rf.h.2_M9M000_YyuEcVK3va2_P00000__ARM_grp.PanSeries.h.2_0Rq100_YnBBhcxYQxf_900000__ARM_grp.pan_efuse.h.2_McL000_A2eQ2nuK6m7_f00000__ARM_grp.pan_lp.h.2_oyL000_OYl2h7kFBw5_h00000__ARM_grp.pan_wwdt.h.2_Qr1000_fU3RoO8RP3b_a00000__ARM_grp.pan_wdt.h.2_8J0000_S7NGXEeIKC6_300000__ARM_grp.pan_pwm.h.2_YXL000_5GbxlemWqNa_Z00000__ARM_grp.pan_timer.h.2_QKL000_1T1YFyFgWu2_v00000__ARM_grp.pan_i2c.h.2_g2N000_93GGeD16Wma_F00000__ARM_grp.pan_uart.h.2_A1M000_5jfBuzj4gD7_q00000__ARM_grp.pan_spi.h.2_QWL000_Ct0QtKV3qp5_E00000__ARM_grp.pan_gpio.h.2_04M000_inRW2$kvB08_x00000__ARM_grp.pan_dmac.h.2_8wM000_R7CBEklhSff_b10000__ARM_grp.pan_fmc.h.2_A0v100_zneooHAbjF4_B00000__ARM_grp.pan_adc.h.2_8_y100_wZmzZ7Bz6Pb_P60000__ARM_grp.pan_clk.h.2_8VN000_ytkdrry4qj9_m00000__ARM_grp.pan_sys.h.2_wM4000_mXErxJEljf7_300000__ARM_grp.pan_sys_log.h.2_oY0000_4Syfv809$If_300000__ARM_grp.system_PanSeries.h.2_2C4000_FUXMW$nyyZ8_h50000__ARM_grp.core_cm0.h.2_wgO000_B6TJUNmC8K7_k10000__ARM_grp.cmsis_compiler.h.2_Ux0000_jzMyenr0YKc_300000__ARM_grp.cmsis_armcc.h.2_Ua2000_rlXiaV85jA1_R00000__ARM_grp.cmsis_version.h.2_8A0000_UqJ_YrZJZXa_300000__ARM_grp.stdlib.h.2_wU0000_Q7NKoG5mD40_300000__ARM_grp.stdio.h.2_cC4000_NiYq_Rxltc5_X00000__ARM_grp.string.h.2_ww0000_TU2RrokLQSe_300000__ARM_grp.stddef.h.2_Qy0000_WtInCL_KHBf_300000__ARM_grp.stdbool.h.2_Au0000_jr0apdtFqw4_300000__ARM_grp.sysinit.h.2_Iz0000_PeFjKWRHHKb_300000__ARM_grp.assert.h.2_0I0000_KrZLOVu3Oh8_300000__ARM_grp.nimble_syscfg.h.2_sa6000_JSpRdDcjhye_300000__ARM_grp.stdint.h.2_8G1000_Y8yz6lqXnp2_300000__ARM_grp.soc_config.h.2_Yv0000_oJl$3_PuR6d_300000__ARM_grp.sdk_config.h.2_MF1000_ACotwz$caSe_300000.debug_abbrev__ARM_asm.debug_abbrev.1.debug_macinfo.debug_loc.data.bss.revsh_text.rev16_textBuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$~SHL$OSPACE$EBA8$REQ8$PRES8$EABIv2Lib$$Request$$armlibos_mempool_initos_mempool_ext_initos_memblock_put_from_cbos_memblock_putos_memblock_getos_memblock_fromos_mbuf_pool_initos_mbuf_get_pkthdrabort__ARM_grp..debug_pubnames$system_PanSeries.h$.2_2C4000_FUXMW$nyyZ8_h50000__ARM_grp..debug_pubnames$stdio.h$.2_cC4000_NiYq_Rxltc5_X00000__ARM_grp..debug_pubnames$pan_hal_uart.h$.2_KPv100_RFikGiVw_l1_h10000__ARM_grp..debug_pubnames$pan_hal_timer.h$.2_Z7w100_3FJxjiJJrV9_N10000__ARM_grp..debug_pubnames$pan_hal_spi.h$.2_t0x100_TuVJElryZFe_h20000__ARM_grp..debug_pubnames$pan_hal_gpio.h$.2_dPu100_TIkBBSsH8Od_r00000__ARM_grp..debug_pubnames$pan_hal_dmac.h$.2_$9x100_dchUI2gGnJ2_l30000__ARM_grp..debug_pubnames$pan_fmc.h$.2_A0v100_zneooHAbjF4_B00000__ARM_grp..debug_pubnames$pan_adc.h$.2_8_y100_wZmzZ7Bz6Pb_P60000__ARM_grp..debug_pubnames$ble.h$.2_D06000_eeNDf7XpYm2_P00000__ARM_grp..debug_pubnames$FreeRTOSConfig.h$.2_Q24000_Zfe6nV_5Buc_h00000__ARM_grp..debug_macinfo$transport_impl.h$.2_kv0000_4HxXvi4Xil2_300000__ARM_grp..debug_macinfo$transport.h$.2_Uw0000_PTwxtjytUR6_300000__ARM_grp..debug_macinfo$transport.c$.2_gb2000_rbRxNDYvmI1_p00000__ARM_grp..debug_macinfo$timers.h$.2_se2000_wzwvxZp_STc_700000__ARM_grp..debug_macinfo$task.h$.2_sM4000_6_eFGJ2$i88_s00000__ARM_grp..debug_macinfo$system_PanSeries.h$.2_2C4000_FUXMW$nyyZ8_h50000__ARM_grp..debug_macinfo$sysinit.h$.2_Iz0000_PeFjKWRHHKb_300000__ARM_grp..debug_macinfo$string.h$.2_ww0000_TU2RrokLQSe_300000__ARM_grp..debug_macinfo$stdlib.h$.2_wU0000_Q7NKoG5mD40_300000__ARM_grp..debug_macinfo$stdio.h$.2_cC4000_NiYq_Rxltc5_X00000__ARM_grp..debug_macinfo$stdint.h$.2_8G1000_Y8yz6lqXnp2_300000__ARM_grp..debug_macinfo$stddef.h$.2_Qy0000_WtInCL_KHBf_300000__ARM_grp..debug_macinfo$stdbool.h$.2_Au0000_jr0apdtFqw4_300000__ARM_grp..debug_macinfo$soc_config.h$.2_Yv0000_oJl$3_PuR6d_300000__ARM_grp..debug_macinfo$semphr.h$.2_w$1000_PbSIOe6pp2f_700000__ARM_grp..debug_macinfo$sdk_config.h$.2_MF1000_ACotwz$caSe_300000__ARM_grp..debug_macinfo$queue.h$.2_cp1000_AmBl_gggL49_300000__ARM_grp..debug_macinfo$queue.h$.2_cg5000_MsZm4_mikEb_300000__ARM_grp..debug_macinfo$projdefs.h$.2_gm1000_d_LYqNcVF59_300000__ARM_grp..debug_macinfo$portmacro.h$.2_kR1000_M9Yea91PmOb_800000__ARM_grp..debug_macinfo$portable.h$.2_kF1000_y4zy72u0BY0_k00000__ARM_grp..debug_macinfo$panchip_mempool.h$.2_ww0000_b7ljJ33i3Lf_300000__ARM_grp..debug_macinfo$pan_wwdt.h$.2_Qr1000_fU3RoO8RP3b_a00000__ARM_grp..debug_macinfo$pan_wdt.h$.2_8J0000_S7NGXEeIKC6_300000__ARM_grp..debug_macinfo$pan_uart.h$.2_A1M000_5jfBuzj4gD7_q00000__ARM_grp..debug_macinfo$pan_timer.h$.2_QKL000_1T1YFyFgWu2_v00000__ARM_grp..debug_macinfo$pan_sys_log.h$.2_oY0000_4Syfv809$If_300000__ARM_grp..debug_macinfo$pan_sys.h$.2_wM4000_mXErxJEljf7_300000__ARM_grp..debug_macinfo$pan_spi.h$.2_QWL000_Ct0QtKV3qp5_E00000__ARM_grp..debug_macinfo$pan_pwm.h$.2_YXL000_5GbxlemWqNa_Z00000__ARM_grp..debug_macinfo$pan_pri_rf.h$.2_M9M000_YyuEcVK3va2_P00000__ARM_grp..debug_macinfo$pan_power.h$.2_Ih1000_prg$zmMH7ic_a00000__ARM_grp..debug_macinfo$pan_lp.h$.2_oyL000_OYl2h7kFBw5_h00000__ARM_grp..debug_macinfo$pan_i2c.h$.2_g2N000_93GGeD16Wma_F00000__ARM_grp..debug_macinfo$pan_hal_wwdt.h$.2_oB1000_sqzDIH3pjSa_g00000__ARM_grp..debug_macinfo$pan_hal_wdt.h$.2_ED1000_CPLvQNE$yi1_e00000__ARM_grp..debug_macinfo$pan_hal_uart.h$.2_KPv100_RFikGiVw_l1_h10000__ARM_grp..debug_macinfo$pan_hal_timer.h$.2_Z7w100_3FJxjiJJrV9_N10000__ARM_grp..debug_macinfo$pan_hal_spi.h$.2_t0x100_TuVJElryZFe_h20000__ARM_grp..debug_macinfo$pan_hal_pwm.h$.2_4cM000_DX0yMsjx3k3_310000__ARM_grp..debug_macinfo$pan_hal_i2c.h$.2_kEL000_QiMS_E6WPF3_A00000__ARM_grp..debug_macinfo$pan_hal_gpio.h$.2_dPu100_TIkBBSsH8Od_r00000__ARM_grp..debug_macinfo$pan_hal_dmac.h$.2_$9x100_dchUI2gGnJ2_l30000__ARM_grp..debug_macinfo$pan_hal_def.h$.2_gr1000_MTjsYcqe3P1_e00000__ARM_grp..debug_macinfo$pan_hal_adc.h$.2_cF0000_PIR_6YIxL5c_300000__ARM_grp..debug_macinfo$pan_hal.h$.2_IE0000_Qea4jqe$bCa_300000__ARM_grp..debug_macinfo$pan_gpio.h$.2_04M000_inRW2$kvB08_x00000__ARM_grp..debug_macinfo$pan_fmc.h$.2_A0v100_zneooHAbjF4_B00000__ARM_grp..debug_macinfo$pan_efuse.h$.2_McL000_A2eQ2nuK6m7_f00000__ARM_grp..debug_macinfo$pan_dmac.h$.2_8wM000_R7CBEklhSff_b10000__ARM_grp..debug_macinfo$pan_clktrim.h$.2_UiL000_EWDoSxTXc03_x00000__ARM_grp..debug_macinfo$pan_clk.h$.2_8VN000_ytkdrry4qj9_m00000__ARM_grp..debug_macinfo$pan_adc.h$.2_8_y100_wZmzZ7Bz6Pb_P60000__ARM_grp..debug_macinfo$os_mempool.h$.2_gI1000_6YgXYnfQhq4_h00000__ARM_grp..debug_macinfo$os_mbuf.h$.2_sY4000_MpH_zS0lJ36_s10000__ARM_grp..debug_macinfo$os_error.h$.2_8y0000_rBrPMkM35v0_300000__ARM_grp..debug_macinfo$os.h$.2_Yx1000_gcqulr9TgD3_700000__ARM_grp..debug_macinfo$npl_freertos.h$.2_4v0000__yqjy_e7lce_300000__ARM_grp..debug_macinfo$nimble_syscfg.h$.2_sa6000_JSpRdDcjhye_300000__ARM_grp..debug_macinfo$nimble_npl_os.h$.2_QY3000_H9Fs3b_ET6b_X00000__ARM_grp..debug_macinfo$nimble_npl.h$.2_YV3000_L6RJHk06y61_X00000__ARM_grp..debug_macinfo$mpu_wrappers.h$.2_Mv0000_BMh630ZTmV4_300000__ARM_grp..debug_macinfo$monitor.h$.2_M$4000_QQ3W9m7JP88_x10000__ARM_grp..debug_macinfo$list.h$.2_k53000_VuYGGHTIp62_e00000__ARM_grp..debug_macinfo$inttypes.h$.2_EM2000_U6sknMvcAW9_800000__ARM_grp..debug_macinfo$hci_common.h$.2_sGe000_fdKHWJmjjv9_q90000__ARM_grp..debug_macinfo$endian.h$.2_I01000_IaLrbc3duz4_300000__ARM_grp..debug_macinfo$deprecated_definitions.h$.2_Au0000_hiT2$s2dVzc_300000__ARM_grp..debug_macinfo$core_cm0.h$.2_wgO000_B6TJUNmC8K7_k10000__ARM_grp..debug_macinfo$cmsis_version.h$.2_8A0000_UqJ_YrZJZXa_300000__ARM_grp..debug_macinfo$cmsis_compiler.h$.2_Ux0000_jzMyenr0YKc_300000__ARM_grp..debug_macinfo$cmsis_armcc.h$.2_Ua2000_rlXiaV85jA1_R00000__ARM_grp..debug_macinfo$ble.h$.2_D06000_eeNDf7XpYm2_P00000__ARM_grp..debug_macinfo$assert.h$.2_0I0000_KrZLOVu3Oh8_300000__ARM_grp..debug_macinfo$PanSeries.h$.2_0Rq100_YnBBhcxYQxf_900000__ARM_grp..debug_macinfo$FreeRTOSConfig.h$.2_Q24000_Zfe6nV_5Buc_h00000__ARM_grp..debug_macinfo$FreeRTOS.h$.2_od6000_o4EcpZoVdVb_z00000__ARM_grp..debug_line$transport_impl.h$.2_kv0000_4HxXvi4Xil2_300000__ARM_grp..debug_line$transport.h$.2_Uw0000_PTwxtjytUR6_300000__ARM_grp..debug_line$transport.c$.2_gb2000_rbRxNDYvmI1_p00000__ARM_grp..debug_line$timers.h$.2_se2000_wzwvxZp_STc_700000__ARM_grp..debug_line$task.h$.2_sM4000_6_eFGJ2$i88_s00000__ARM_grp..debug_line$system_PanSeries.h$.2_2C4000_FUXMW$nyyZ8_h50000__ARM_grp..debug_line$sysinit.h$.2_Iz0000_PeFjKWRHHKb_300000__ARM_grp..debug_line$string.h$.2_ww0000_TU2RrokLQSe_300000__ARM_grp..debug_line$stdlib.h$.2_wU0000_Q7NKoG5mD40_300000__ARM_grp..debug_line$stdio.h$.2_cC4000_NiYq_Rxltc5_X00000__ARM_grp..debug_line$stdint.h$.2_8G1000_Y8yz6lqXnp2_300000__ARM_grp..debug_line$stddef.h$.2_Qy0000_WtInCL_KHBf_300000__ARM_grp..debug_line$stdbool.h$.2_Au0000_jr0apdtFqw4_300000__ARM_grp..debug_line$soc_config.h$.2_Yv0000_oJl$3_PuR6d_300000__ARM_grp..debug_line$semphr.h$.2_w$1000_PbSIOe6pp2f_700000__ARM_grp..debug_line$sdk_config.h$.2_MF1000_ACotwz$caSe_300000__ARM_grp..debug_line$queue.h$.2_cp1000_AmBl_gggL49_300000__ARM_grp..debug_line$queue.h$.2_cg5000_MsZm4_mikEb_300000__ARM_grp..debug_line$projdefs.h$.2_gm1000_d_LYqNcVF59_300000__ARM_grp..debug_line$portmacro.h$.2_kR1000_M9Yea91PmOb_800000__ARM_grp..debug_line$portable.h$.2_kF1000_y4zy72u0BY0_k00000__ARM_grp..debug_line$panchip_mempool.h$.2_ww0000_b7ljJ33i3Lf_300000__ARM_grp..debug_line$pan_wwdt.h$.2_Qr1000_fU3RoO8RP3b_a00000__ARM_grp..debug_line$pan_wdt.h$.2_8J0000_S7NGXEeIKC6_300000__ARM_grp..debug_line$pan_uart.h$.2_A1M000_5jfBuzj4gD7_q00000__ARM_grp..debug_line$pan_timer.h$.2_QKL000_1T1YFyFgWu2_v00000__ARM_grp..debug_line$pan_sys_log.h$.2_oY0000_4Syfv809$If_300000__ARM_grp..debug_line$pan_sys.h$.2_wM4000_mXErxJEljf7_300000__ARM_grp..debug_line$pan_spi.h$.2_QWL000_Ct0QtKV3qp5_E00000__ARM_grp..debug_line$pan_pwm.h$.2_YXL000_5GbxlemWqNa_Z00000__ARM_grp..debug_line$pan_pri_rf.h$.2_M9M000_YyuEcVK3va2_P00000__ARM_grp..debug_line$pan_power.h$.2_Ih1000_prg$zmMH7ic_a00000__ARM_grp..debug_line$pan_lp.h$.2_oyL000_OYl2h7kFBw5_h00000__ARM_grp..debug_line$pan_i2c.h$.2_g2N000_93GGeD16Wma_F00000__ARM_grp..debug_line$pan_hal_wwdt.h$.2_oB1000_sqzDIH3pjSa_g00000__ARM_grp..debug_line$pan_hal_wdt.h$.2_ED1000_CPLvQNE$yi1_e00000__ARM_grp..debug_line$pan_hal_uart.h$.2_KPv100_RFikGiVw_l1_h10000__ARM_grp..debug_line$pan_hal_timer.h$.2_Z7w100_3FJxjiJJrV9_N10000__ARM_grp..debug_line$pan_hal_spi.h$.2_t0x100_TuVJElryZFe_h20000__ARM_grp..debug_line$pan_hal_pwm.h$.2_4cM000_DX0yMsjx3k3_310000__ARM_grp..debug_line$pan_hal_i2c.h$.2_kEL000_QiMS_E6WPF3_A00000__ARM_grp..debug_line$pan_hal_gpio.h$.2_dPu100_TIkBBSsH8Od_r00000__ARM_grp..debug_line$pan_hal_dmac.h$.2_$9x100_dchUI2gGnJ2_l30000__ARM_grp..debug_line$pan_hal_def.h$.2_gr1000_MTjsYcqe3P1_e00000__ARM_grp..debug_line$pan_hal_adc.h$.2_cF0000_PIR_6YIxL5c_300000__ARM_grp..debug_line$pan_hal.h$.2_IE0000_Qea4jqe$bCa_300000__ARM_grp..debug_line$pan_gpio.h$.2_04M000_inRW2$kvB08_x00000__ARM_grp..debug_line$pan_fmc.h$.2_A0v100_zneooHAbjF4_B00000__ARM_grp..debug_line$pan_efuse.h$.2_McL000_A2eQ2nuK6m7_f00000__ARM_grp..debug_line$pan_dmac.h$.2_8wM000_R7CBEklhSff_b10000__ARM_grp..debug_line$pan_clktrim.h$.2_UiL000_EWDoSxTXc03_x00000__ARM_grp..debug_line$pan_clk.h$.2_8VN000_ytkdrry4qj9_m00000__ARM_grp..debug_line$pan_adc.h$.2_8_y100_wZmzZ7Bz6Pb_P60000__ARM_grp..debug_line$os_mempool.h$.2_gI1000_6YgXYnfQhq4_h00000__ARM_grp..debug_line$os_mbuf.h$.2_sY4000_MpH_zS0lJ36_s10000__ARM_grp..debug_line$os_error.h$.2_8y0000_rBrPMkM35v0_300000__ARM_grp..debug_line$os.h$.2_Yx1000_gcqulr9TgD3_700000__ARM_grp..debug_line$npl_freertos.h$.2_4v0000__yqjy_e7lce_300000__ARM_grp..debug_line$nimble_syscfg.h$.2_sa6000_JSpRdDcjhye_300000__ARM_grp..debug_line$nimble_npl_os.h$.2_QY3000_H9Fs3b_ET6b_X00000__ARM_grp..debug_line$nimble_npl.h$.2_YV3000_L6RJHk06y61_X00000__ARM_grp..debug_line$mpu_wrappers.h$.2_Mv0000_BMh630ZTmV4_300000__ARM_grp..debug_line$monitor.h$.2_M$4000_QQ3W9m7JP88_x10000__ARM_grp..debug_line$list.h$.2_k53000_VuYGGHTIp62_e00000__ARM_grp..debug_line$inttypes.h$.2_EM2000_U6sknMvcAW9_800000__ARM_grp..debug_line$hci_common.h$.2_sGe000_fdKHWJmjjv9_q90000__ARM_grp..debug_line$endian.h$.2_I01000_IaLrbc3duz4_300000__ARM_grp..debug_line$deprecated_definitions.h$.2_Au0000_hiT2$s2dVzc_300000__ARM_grp..debug_line$core_cm0.h$.2_wgO000_B6TJUNmC8K7_k10000__ARM_grp..debug_line$cmsis_version.h$.2_8A0000_UqJ_YrZJZXa_300000__ARM_grp..debug_line$cmsis_compiler.h$.2_Ux0000_jzMyenr0YKc_300000__ARM_grp..debug_line$cmsis_armcc.h$.2_Ua2000_rlXiaV85jA1_R00000__ARM_grp..debug_line$ble.h$.2_D06000_eeNDf7XpYm2_P00000__ARM_grp..debug_line$assert.h$.2_0I0000_KrZLOVu3Oh8_300000__ARM_grp..debug_line$PanSeries.h$.2_0Rq100_YnBBhcxYQxf_900000__ARM_grp..debug_line$FreeRTOSConfig.h$.2_Q24000_Zfe6nV_5Buc_h00000__ARM_grp..debug_line$FreeRTOS.h$.2_od6000_o4EcpZoVdVb_z00000__ARM_grp.transport_impl.h.2_kv0000_4HxXvi4Xil2_300000__ARM_grp.transport.h.2_Uw0000_PTwxtjytUR6_300000__ARM_grp.transport.c.2_gb2000_rbRxNDYvmI1_p00000__ARM_grp.timers.h.2_se2000_wzwvxZp_STc_700000__ARM_grp.task.h.2_sM4000_6_eFGJ2$i88_s00000__ARM_grp.system_PanSeries.h.2_2C4000_FUXMW$nyyZ8_h50000__ARM_grp.sysinit.h.2_Iz0000_PeFjKWRHHKb_300000__ARM_grp.string.h.2_ww0000_TU2RrokLQSe_300000__ARM_grp.stdlib.h.2_wU0000_Q7NKoG5mD40_300000__ARM_grp.stdio.h.2_cC4000_NiYq_Rxltc5_X00000__ARM_grp.stdint.h.2_8G1000_Y8yz6lqXnp2_300000__ARM_grp.stddef.h.2_Qy0000_WtInCL_KHBf_300000__ARM_grp.stdbool.h.2_Au0000_jr0apdtFqw4_300000__ARM_grp.soc_config.h.2_Yv0000_oJl$3_PuR6d_300000__ARM_grp.semphr.h.2_w$1000_PbSIOe6pp2f_700000__ARM_grp.sdk_config.h.2_MF1000_ACotwz$caSe_300000__ARM_grp.queue.h.2_cp1000_AmBl_gggL49_300000__ARM_grp.queue.h.2_cg5000_MsZm4_mikEb_300000__ARM_grp.projdefs.h.2_gm1000_d_LYqNcVF59_300000__ARM_grp.portmacro.h.2_kR1000_M9Yea91PmOb_800000__ARM_grp.portable.h.2_kF1000_y4zy72u0BY0_k00000__ARM_grp.panchip_mempool.h.2_ww0000_b7ljJ33i3Lf_300000__ARM_grp.pan_wwdt.h.2_Qr1000_fU3RoO8RP3b_a00000__ARM_grp.pan_wdt.h.2_8J0000_S7NGXEeIKC6_300000__ARM_grp.pan_uart.h.2_A1M000_5jfBuzj4gD7_q00000__ARM_grp.pan_timer.h.2_QKL000_1T1YFyFgWu2_v00000__ARM_grp.pan_sys_log.h.2_oY0000_4Syfv809$If_300000__ARM_grp.pan_sys.h.2_wM4000_mXErxJEljf7_300000__ARM_grp.pan_spi.h.2_QWL000_Ct0QtKV3qp5_E00000__ARM_grp.pan_pwm.h.2_YXL000_5GbxlemWqNa_Z00000__ARM_grp.pan_pri_rf.h.2_M9M000_YyuEcVK3va2_P00000__ARM_grp.pan_power.h.2_Ih1000_prg$zmMH7ic_a00000__ARM_grp.pan_lp.h.2_oyL000_OYl2h7kFBw5_h00000__ARM_grp.pan_i2c.h.2_g2N000_93GGeD16Wma_F00000__ARM_grp.pan_hal_wwdt.h.2_oB1000_sqzDIH3pjSa_g00000__ARM_grp.pan_hal_wdt.h.2_ED1000_CPLvQNE$yi1_e00000__ARM_grp.pan_hal_uart.h.2_KPv100_RFikGiVw_l1_h10000__ARM_grp.pan_hal_timer.h.2_Z7w100_3FJxjiJJrV9_N10000__ARM_grp.pan_hal_spi.h.2_t0x100_TuVJElryZFe_h20000__ARM_grp.pan_hal_pwm.h.2_4cM000_DX0yMsjx3k3_310000__ARM_grp.pan_hal_i2c.h.2_kEL000_QiMS_E6WPF3_A00000__ARM_grp.pan_hal_gpio.h.2_dPu100_TIkBBSsH8Od_r00000__ARM_grp.pan_hal_dmac.h.2_$9x100_dchUI2gGnJ2_l30000__ARM_grp.pan_hal_def.h.2_gr1000_MTjsYcqe3P1_e00000__ARM_grp.pan_hal_adc.h.2_cF0000_PIR_6YIxL5c_300000__ARM_grp.pan_hal.h.2_IE0000_Qea4jqe$bCa_300000__ARM_grp.pan_gpio.h.2_04M000_inRW2$kvB08_x00000__ARM_grp.pan_fmc.h.2_A0v100_zneooHAbjF4_B00000__ARM_grp.pan_efuse.h.2_McL000_A2eQ2nuK6m7_f00000__ARM_grp.pan_dmac.h.2_8wM000_R7CBEklhSff_b10000__ARM_grp.pan_clktrim.h.2_UiL000_EWDoSxTXc03_x00000__ARM_grp.pan_clk.h.2_8VN000_ytkdrry4qj9_m00000__ARM_grp.pan_adc.h.2_8_y100_wZmzZ7Bz6Pb_P60000__ARM_grp.os_mempool.h.2_gI1000_6YgXYnfQhq4_h00000__ARM_grp.os_mbuf.h.2_sY4000_MpH_zS0lJ36_s10000__ARM_grp.os_error.h.2_8y0000_rBrPMkM35v0_300000__ARM_grp.os.h.2_Yx1000_gcqulr9TgD3_700000__ARM_grp.npl_freertos.h.2_4v0000__yqjy_e7lce_300000__ARM_grp.nimble_syscfg.h.2_sa6000_JSpRdDcjhye_300000__ARM_grp.nimble_npl_os.h.2_QY3000_H9Fs3b_ET6b_X00000__ARM_grp.nimble_npl.h.2_YV3000_L6RJHk06y61_X00000__ARM_grp.mpu_wrappers.h.2_Mv0000_BMh630ZTmV4_300000__ARM_grp.monitor.h.2_M$4000_QQ3W9m7JP88_x10000__ARM_grp.list.h.2_k53000_VuYGGHTIp62_e00000__ARM_grp.inttypes.h.2_EM2000_U6sknMvcAW9_800000__ARM_grp.hci_common.h.2_sGe000_fdKHWJmjjv9_q90000__ARM_grp.endian.h.2_I01000_IaLrbc3duz4_300000__ARM_grp.deprecated_definitions.h.2_Au0000_hiT2$s2dVzc_300000__ARM_grp.core_cm0.h.2_wgO000_B6TJUNmC8K7_k10000__ARM_grp.cmsis_version.h.2_8A0000_UqJ_YrZJZXa_300000__ARM_grp.cmsis_compiler.h.2_Ux0000_jzMyenr0YKc_300000__ARM_grp.cmsis_armcc.h.2_Ua2000_rlXiaV85jA1_R00000__ARM_grp.ble.h.2_D06000_eeNDf7XpYm2_P00000__ARM_grp.assert.h.2_0I0000_KrZLOVu3Oh8_300000__ARM_grp.PanSeries.h.2_0Rq100_YnBBhcxYQxf_900000__ARM_grp.FreeRTOSConfig.h.2_Q24000_Zfe6nV_5Buc_h00000__ARM_grp.FreeRTOS.h.2_od6000_o4EcpZoVdVb_z00000__ARM_grp..debug_info$transport_impl.h$.2_kv0000_4HxXvi4Xil2_300000__ARM_grp..debug_info$transport.h$.2_Uw0000_PTwxtjytUR6_300000__ARM_grp..debug_info$transport.c$.2_gb2000_rbRxNDYvmI1_p00000__ARM_grp..debug_info$timers.h$.2_se2000_wzwvxZp_STc_700000__ARM_grp..debug_info$task.h$.2_sM4000_6_eFGJ2$i88_s00000__ARM_grp..debug_info$system_PanSeries.h$.2_2C4000_FUXMW$nyyZ8_h50000__ARM_grp..debug_info$sysinit.h$.2_Iz0000_PeFjKWRHHKb_300000__ARM_grp..debug_info$string.h$.2_ww0000_TU2RrokLQSe_300000__ARM_grp..debug_info$stdlib.h$.2_wU0000_Q7NKoG5mD40_300000__ARM_grp..debug_info$stdio.h$.2_cC4000_NiYq_Rxltc5_X00000__ARM_grp..debug_info$stdint.h$.2_8G1000_Y8yz6lqXnp2_300000__ARM_grp..debug_info$stddef.h$.2_Qy0000_WtInCL_KHBf_300000__ARM_grp..debug_info$stdbool.h$.2_Au0000_jr0apdtFqw4_300000__ARM_grp..debug_info$soc_config.h$.2_Yv0000_oJl$3_PuR6d_300000__ARM_grp..debug_info$semphr.h$.2_w$1000_PbSIOe6pp2f_700000__ARM_grp..debug_info$sdk_config.h$.2_MF1000_ACotwz$caSe_300000__ARM_grp..debug_info$queue.h$.2_cp1000_AmBl_gggL49_300000__ARM_grp..debug_info$queue.h$.2_cg5000_MsZm4_mikEb_300000__ARM_grp..debug_info$projdefs.h$.2_gm1000_d_LYqNcVF59_300000__ARM_grp..debug_info$portmacro.h$.2_kR1000_M9Yea91PmOb_800000__ARM_grp..debug_info$portable.h$.2_kF1000_y4zy72u0BY0_k00000__ARM_grp..debug_info$panchip_mempool.h$.2_ww0000_b7ljJ33i3Lf_300000__ARM_grp..debug_info$pan_wwdt.h$.2_Qr1000_fU3RoO8RP3b_a00000__ARM_grp..debug_info$pan_wdt.h$.2_8J0000_S7NGXEeIKC6_300000__ARM_grp..debug_info$pan_uart.h$.2_A1M000_5jfBuzj4gD7_q00000__ARM_grp..debug_info$pan_timer.h$.2_QKL000_1T1YFyFgWu2_v00000__ARM_grp..debug_info$pan_sys_log.h$.2_oY0000_4Syfv809$If_300000__ARM_grp..debug_info$pan_sys.h$.2_wM4000_mXErxJEljf7_300000__ARM_grp..debug_info$pan_spi.h$.2_QWL000_Ct0QtKV3qp5_E00000__ARM_grp..debug_info$pan_pwm.h$.2_YXL000_5GbxlemWqNa_Z00000__ARM_grp..debug_info$pan_pri_rf.h$.2_M9M000_YyuEcVK3va2_P00000__ARM_grp..debug_info$pan_power.h$.2_Ih1000_prg$zmMH7ic_a00000__ARM_grp..debug_info$pan_lp.h$.2_oyL000_OYl2h7kFBw5_h00000__ARM_grp..debug_info$pan_i2c.h$.2_g2N000_93GGeD16Wma_F00000__ARM_grp..debug_info$pan_hal_wwdt.h$.2_oB1000_sqzDIH3pjSa_g00000__ARM_grp..debug_info$pan_hal_wdt.h$.2_ED1000_CPLvQNE$yi1_e00000__ARM_grp..debug_info$pan_hal_uart.h$.2_KPv100_RFikGiVw_l1_h10000__ARM_grp..debug_info$pan_hal_timer.h$.2_Z7w100_3FJxjiJJrV9_N10000__ARM_grp..debug_info$pan_hal_spi.h$.2_t0x100_TuVJElryZFe_h20000__ARM_grp..debug_info$pan_hal_pwm.h$.2_4cM000_DX0yMsjx3k3_310000__ARM_grp..debug_info$pan_hal_i2c.h$.2_kEL000_QiMS_E6WPF3_A00000__ARM_grp..debug_info$pan_hal_gpio.h$.2_dPu100_TIkBBSsH8Od_r00000__ARM_grp..debug_info$pan_hal_dmac.h$.2_$9x100_dchUI2gGnJ2_l30000__ARM_grp..debug_info$pan_hal_def.h$.2_gr1000_MTjsYcqe3P1_e00000__ARM_grp..debug_info$pan_hal_adc.h$.2_cF0000_PIR_6YIxL5c_300000__ARM_grp..debug_info$pan_hal.h$.2_IE0000_Qea4jqe$bCa_300000__ARM_grp..debug_info$pan_gpio.h$.2_04M000_inRW2$kvB08_x00000__ARM_grp..debug_info$pan_fmc.h$.2_A0v100_zneooHAbjF4_B00000__ARM_grp..debug_info$pan_efuse.h$.2_McL000_A2eQ2nuK6m7_f00000__ARM_grp..debug_info$pan_dmac.h$.2_8wM000_R7CBEklhSff_b10000__ARM_grp..debug_info$pan_clktrim.h$.2_UiL000_EWDoSxTXc03_x00000__ARM_grp..debug_info$pan_clk.h$.2_8VN000_ytkdrry4qj9_m00000__ARM_grp..debug_info$pan_adc.h$.2_8_y100_wZmzZ7Bz6Pb_P60000__ARM_grp..debug_info$os_mempool.h$.2_gI1000_6YgXYnfQhq4_h00000__ARM_grp..debug_info$os_mbuf.h$.2_sY4000_MpH_zS0lJ36_s10000__ARM_grp..debug_info$os_error.h$.2_8y0000_rBrPMkM35v0_300000__ARM_grp..debug_info$os.h$.2_Yx1000_gcqulr9TgD3_700000__ARM_grp..debug_info$npl_freertos.h$.2_4v0000__yqjy_e7lce_300000__ARM_grp..debug_info$nimble_syscfg.h$.2_sa6000_JSpRdDcjhye_300000__ARM_grp..debug_info$nimble_npl_os.h$.2_QY3000_H9Fs3b_ET6b_X00000__ARM_grp..debug_info$nimble_npl.h$.2_YV3000_L6RJHk06y61_X00000__ARM_grp..debug_info$mpu_wrappers.h$.2_Mv0000_BMh630ZTmV4_300000__ARM_grp..debug_info$monitor.h$.2_M$4000_QQ3W9m7JP88_x10000__ARM_grp..debug_info$list.h$.2_k53000_VuYGGHTIp62_e00000__ARM_grp..debug_info$inttypes.h$.2_EM2000_U6sknMvcAW9_800000__ARM_grp..debug_info$hci_common.h$.2_sGe000_fdKHWJmjjv9_q90000__ARM_grp..debug_info$endian.h$.2_I01000_IaLrbc3duz4_300000__ARM_grp..debug_info$deprecated_definitions.h$.2_Au0000_hiT2$s2dVzc_300000__ARM_grp..debug_info$core_cm0.h$.2_wgO000_B6TJUNmC8K7_k10000__ARM_grp..debug_info$cmsis_version.h$.2_8A0000_UqJ_YrZJZXa_300000__ARM_grp..debug_info$cmsis_compiler.h$.2_Ux0000_jzMyenr0YKc_300000__ARM_grp..debug_info$cmsis_armcc.h$.2_Ua2000_rlXiaV85jA1_R00000__ARM_grp..debug_info$ble.h$.2_D06000_eeNDf7XpYm2_P00000__ARM_grp..debug_info$assert.h$.2_0I0000_KrZLOVu3Oh8_300000__ARM_grp..debug_info$PanSeries.h$.2_0Rq100_YnBBhcxYQxf_900000__ARM_grp..debug_info$FreeRTOSConfig.h$.2_Q24000_Zfe6nV_5Buc_h00000__ARM_grp..debug_info$FreeRTOS.h$.2_od6000_o4EcpZoVdVb_z00000__ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000__asm___11_transport_c_364a45f3____REVSH__asm___11_transport_c_364a45f3____REV16__ARM_asm.debug_abbrev.1__ARM_grp_.debug_pubnames$66__ARM_grp_.debug_pubnames$59__ARM_grp_.debug_pubnames$45__ARM_grp_.debug_pubnames$38__ARM_grp_.debug_pubnames$31__ARM_grp_.debug_pubnames$24__ARM_grp_.debug_pubnames$17__ARM_grp_.debug_macinfo$4__ARM_grp_.debug_loc$68__ARM_grp_.debug_loc$61__ARM_grp_.debug_loc$54__ARM_grp_.debug_loc$47__ARM_grp_.debug_loc$40__ARM_grp_.debug_loc$33__ARM_grp_.debug_loc$26__ARM_grp_.debug_loc$19__ARM_grp_.debug_line$64__ARM_grp_.debug_line$57__ARM_grp_.debug_line$50__ARM_grp_.debug_line$43__ARM_grp_.debug_line$36__ARM_grp_.debug_line$29__ARM_grp_.debug_line$22__ARM_grp_.debug_line$15__ARM_grp_.debug_line$1__ARM_grp_.debug_info$65__ARM_grp_.debug_info$58__ARM_grp_.debug_info$51__ARM_grp_.debug_info$44__ARM_grp_.debug_info$37__ARM_grp_.debug_info$30__ARM_grp_.debug_info$23__ARM_grp_.debug_info$16__ARM_grp_.debug_info$9__ARM_grp_.debug_info$2__ARM_grp_.debug_frame$69__ARM_grp_.debug_frame$62__ARM_grp_.debug_frame$55__ARM_grp_.debug_frame$48__ARM_grp_.debug_frame$41__ARM_grp_.debug_frame$34__ARM_grp_.debug_frame$27__ARM_grp_.debug_frame$20transport_put_acl_from_ll_cb.datampool_aclpool_acl_bufpool_evt_lopool_evt_lo_bufpool_evtpool_evt_bufpool_cmdpool_cmd_buf.bssi.ble_transport_register_put_acl_from_ll_cbi.ble_transport_initi.ble_transport_freei.ble_transport_alloc_evti.ble_transport_alloc_cmdi.ble_transport_alloc_acl_from_lli.ble_transport_alloc_acl_from_hsBuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$~SHL$OTIME$EBA8$REQ8$PRES8$EABIv2i.ble_transport_acl_putBuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$~SHL$OSPACE$EBA8$PRES8$EABIv2..\..\..\..\host\nimble\nimble\transport\src\transport.c.revsh_text.rev16_text..\\..\\..\\..\\host\\nimble\\nimble\\transport\\src\\transport.c$d.realdata$d$tAPaeabiCortex-M0        
C2.09ARM
,4 8V<$0`
xìÎ $µÄPìl\\4LD\Ø4L; D;äD;(D;lD;°D;ôD;8D;|D;ÀD;<\@ø\8    ì\$D\hl\Ô x\Lh\´8\ì´\ 0\ÐdL4\LxLLL L ´LTLð¤Lt
 
(d
H
ÔH
L
hx
à 
(û('Ä".'ò".' #6'V#6'#)'µ#)'Þ#@â $mÔ($ ¡H$ûûX$´    L.D\P.Ün,/ýû</TL/h\ø/à?Ø0ûè0L9T\Ô9    à<Ðûð<¤-Ljh\üjàÚÜkÁûìkLnT\TnªànûðnL|o\pzqþû$qdLqT\ÜqKlrÿû|r°L,sT\stûtL u`\u¬î,vû@vHLx\\äx¼' zp¿{û {|L}`\ü}ÄÀÅûÐ¬L||\øUÃûL°x\(,Äû<$L`¼\í 0Æû@LX¥Ì\$¦ü´  ¯û4¯(L\¯¼\°´'ÌÁ6 ÂðûÂ|LÅ´\DÆP XÇïûhÇ,"Lét\ê<  Dë×ûTëxLÌt\@ðTÖûhLtt\èô'Ü8ÀÛû(àLt\|('¤ ÄÙûÔPL$%x\%^¸,ÜûÈ,ÔL0¨\D1¬.ð9îû:@L@:t\´:ð ý¤Hòû´HLÌHx\DIèÍ,Yéû<Y` Lft\glñû¬l0LÜlx\Tmk\xíûlxLyt\|y ;üóûL$t\
$ôû48Llx\äøÛ
Üêûì@L,t\ Ô©
tÚûLx\´w
HÀûXôºLLTð\<WÜD
wìû(wL(|Ô\ü|l
hØûxLx\<Þ    DëûTLp\øª    ßû L°Ð\Tu    Ôáûè¼L¤\0'8-@    hæû|L\Ø't     ¡àû(¡¬LÔ¡\`¢t'Ô¥ç×¼¦äûÐ¦LT§\à§ '¬%£(¬âû8¬LT¬\à¬$o²çû²L0²\¼²ä: ´èû°´ LÐ´\\µ¼·ãû(·¼Lä·\p¸Ðøºåû»L»\ ¼@'`À)ÀÞûÀL¸À\DÁXlÄÝû¬Ä@LìÄ$\ÆÀ5ÐÇ¿ûäÇLÐð\ðÐ'Ò88ÒøûHÒLdÙP\´ÙÅÈÚÇûØÚ$LüÚ`\\ÛøTÜ÷ûdÜ¤Lá\á`^ðâÍûã\L\ãT\°ãì-äöû¬äLLøå¼\´æüPé¾û`éÔL4Ð\\Ï`Ëûp4L¤L\ð,¢û,äL-X\h-ütd2úût2XLÌ9X\$:HEl;üû|;ÈLDCX\C Dû°DðL LX\øLpáhNÑûxNLNp\O«PÏûP L¼Px\4Rä    x\Îû(\(LP\8\]PGØ_Êûè_dLLll\¸lì¤mÈû´m4Lèq\|røêtsùûsX&LÜ`\<ø¿4ÒûD¨LìD\08ÓûHL`l\ÌÜ^¨¡Ôû¸¡LÄ¤l\0¥|+¬¨Õû¼¨0Lì©°\ªTóðõû® L ®\¼®ÇÀ¯ÂûÔ¯HL¼4\P½$
'tÇ3¨Ç
û¸Ç$LÜÇp\LÈ`TÉÌûdÉhLÌÉ\dÊL.°Ì    ûÀÌ$LäÌ¤\ÍûÎÉûÎ\FLøà\ØJÉ``ûp`LbÜ\dd¸fpÔ$f¤ÈkvÌk@    nu mR    ,,    <    Lè    \Ê    l ±    H    Ô    h    T
X    \0 H    X    0H    Ä7    Ì7    Ü7    ì7    ü7    7    7    ,7    <7    L7    \X    lX    ¨X    ,8X    dPX    ´pX    $h X    @!X    Ì"X    T8#X    H$H    Ô&H    Ü'H    ä(H    ì)H    ô*H    ü+H    ,H    -#    7#    8#    $9#    ,:#    4;#    <<#    D=X    LCX    dGX    |KX    OX    ¬SX    ÄWX    Ü[X    ô_X    cX    $ g#    DhX    LlX    dpX    |tX    xX    $X|X    |(#    ¤¡X    ¬¡X    Ä¡X    Ü¡hX    D¢X#    £X    ¤£H#    ì£X    ô£X    ¦ÀX    Ä¦ø£X    ¼§§X    D¨«X    D©°¯X    ô© ³X    «·X    ¬«8»X    ä«@¿X    $¬0ÃX    T¬0ÇX    ¬PËX    ÔÀÏX    ®8ÓX    Ì®X×X    $¯ Û#    D¯ÜX    L¯ à#    ì¯áX    ô¯ å#    °æX    °¨ê#    D±ëX    L±ïX    Ì±@óX    ²0÷X    <²0ûX    l²Èÿ#    4³X    <³X    T³X    l³(#    ³ X    ³X    ´³X    Ì³(X    ô³X    ´p!X    |´¨%X    $µ0)X    Tµ-X    Üµ1X    ôµ 5X    ¶ 9X    4¶=X    L¶@AX    ·(EX    ´·(IX    Ü·MX    ô·QX    ¸ UX    ,¸YX    D¸]X    Ü¸XaX    4¹eX    L¹°i#    ü¹jX    ºnX    º(rX    DºvX    \º¸zX    Í@~TÍ8ÞÂTpN3j