ELF ( U 4 ( §¤@ºpGÀºpGµÿ÷þÿ½ðµ¥° ªAIA ÿ÷þÿªCID ÿ÷þÿªFIF ÿ÷þÿ:O $9hm&%F ) Ý "FC¡hFÿ÷þÿª ©hFÿ÷þÿ!FP"QCAJ ¨ÿ÷þÿ (Ú à(F9hd BÞÛ+O $9h ) Ý "F6¡hFÿ÷þÿª ©hFÿ÷þÿ!FP"QC4J ¨ÿ÷þÿ (Ú à(F9hd BÞÛ N $1h ) Ý' "F(¡hFÿ÷þÿª ©hFÿ÷þÿ'I" ¨Qÿ÷þÿ (Ú à(F1hd BàÛ%°ð½ ble_hs/num_our ble_hs/num_peer ble_hs/num_cccd ble_hs/our_sec%d ble_hs/peer_sec%d ble_hs/cccd%d ðµ@N $0h¥°%F ( Ý=OP `CÀ ªP!#ÿ÷þÿ ¨ÿ÷þÿ"F5¡¨ÿ÷þÿ ©¨ÿ÷þÿ0hd BàÛ3N $0h ( Ý2OP `CÀ ªP!#ÿ÷þÿ ¨ÿ÷þÿ"F*¡¨ÿ÷þÿ ©¨ÿ÷þÿ0hd BàÛ(N $0h ( Ý&O À ª!#ÿ÷þÿ ¨ÿ÷þÿ"F ¡¨ÿ÷þÿ ©¨ÿ÷þÿ0hd BáÛ"I ÿ÷þÿ" I ÿ÷þÿ"I ÿ÷þÿ%°ð½ ble_hs/our_sec%d ble_hs/peer_sec%d ble_hs/cccd%d ble_hs/num_our ble_hs/num_peer ble_hs/num_cccd ðµM $(h° ($ÝN ' jF!#ÿ÷þÿhFÿ÷þÿ
|
"F¡ ¨ÿ÷þÿiF¨ ÿ÷þÿ (Ð °ð½(hd BÜÛ"I ÿ÷þÿ °ð½ ble_hs/cccd%d ble_hs/num_cccd ðµH $h§° )&ÝO & "F¡hFÿ÷þÿP `CmFÀ
|
ªP!#ÿ÷þÿ
|
¨ÿ÷þÿF
|
©(Fÿ÷þÿ (Ð '°ð½Hd hBÚÛ"I ÿ÷þÿ '°ð½ ble_hs/our_sec%d ble_hs/num_our ðµH $h§° )&ÝO & "F¡hFÿ÷þÿP `CmFÀ
|
ªP!#ÿ÷þÿ
|
¨ÿ÷þÿF
|
©(Fÿ÷þÿ (Ð '°ð½Hd hBÚÛ"I ÿ÷þÿ '°ð½ ble_hs/peer_sec%d ble_hs/num_peer µÿ÷þÿ½L ..\\..\\..\\..\\host\\nimble\\nimble\\host\\store\\config\\src\\ble_store_config_conf.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec] C:\git-ble\BLE_PAN1070\01_SDK\nimble\samples\bluetooth\ble_central_periph_ota\keil_107x __asm___23_ble_store_config_conf_c_ebc623da____REV16 w ..\\..\\..\\..\\..\\modules\\hal\\panchip\\panplat\\pan1070\\bsp\\cmsis\\include\\ cmsis_armcc.h í L ..\\..\\..\\..\\host\\nimble\\nimble\\host\\store\\config\\src\\ble_store_config_conf.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec] C:\git-ble\BLE_PAN1070\01_SDK\nimble\samples\bluetooth\ble_central_periph_ota\keil_107x __asm___23_ble_store_config_conf_c_ebc623da____REVSH w ..\\..\\..\\..\\..\\modules\\hal\\panchip\\panplat\\pan1070\\bsp\\cmsis\\include\\ cmsis_armcc.h ü 0 ÿÿÿÿarmcc+ |
|
0 ÿÿÿÿarmcc+ |
|
( ÿÿÿÿarmcc+ | A{
AV
{( ÿÿÿÿarmcc+ | A{
DV|{( ÿÿÿÿarmcc+ | ( l A{
DTc
|
{A L{ ( ÿÿÿÿarmcc+ | ( l A{
DTc
|
{A L{ ( ÿÿÿÿarmcc+ | ( h A{
Djb
|
{A K{ ( ÿÿÿÿarmcc+ | A~ ( ÿÿÿÿarmcc+ | A~
|
..\..\..\..\host\nimble\nimble\host\store\config\src\ble_store_config_conf.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git-ble\BLE_PAN1070\01_SDK\nimble\samples\bluetooth\ble_central_periph_ota\keil_107x À ..\..\..\..\host\nimble\nimble\host\store\config\src\ble_store_config_conf.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git-ble\BLE_PAN1070\01_SDK\nimble\samples\bluetooth\ble_central_periph_ota\keil_107x int char >Àble_store_config_conf_load ^__result PSmæ l sec ]÷ cccd n Zrc < \i \out_num Ylen Y ø~Ybuf Yü~Ù* Â Ì Ystr ÃØ~ ú í Ystr äØ~ Ì ö Ystr Ø~ FÑ ` n nF nN fZ fe ev b ` F ¬ º ¨nF nN fZ fe ev b ¬ F¿ ö ºnF nN fZ fe ev b ö ° ..\..\..\..\host\nimble\nimble\host\store\config\src\ble_store_config_conf.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git-ble\BLE_PAN1070\01_SDK\nimble\samples\bluetooth\ble_central_periph_ota\keil_107x int char >°Éble_store_config_conf_save_all ^__result PS
mê l sec aû cccd r Yrc \i \len Y Ybuf ]ü~Ê ½ Ystr ´Ü~ ëZ â Þ Ystr ÕÜ~ ¤ ÿ Ystr öÜ~ F® " ×nÕ fÝ fè nõ f b Fø® d l änÕ fÝ fè nõ f b d F¯® ¬ ´ ñnÕ fÝ fè nõ f b ¬ ..\..\..\..\host\nimble\nimble\host\store\config\src\ble_store_config_conf.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git-ble\BLE_PAN1070\01_SDK\nimble\samples\bluetooth\ble_central_periph_ota\keil_107x l int char >ble_store_config_persist_our_secs l ___result U \rc Zi s h
Ystr |Ð~ F . \ £nº nË fÔ eá bø ø~.b .b .F® 0 8 nÕ fÝ fè nõ f b 0 ..\..\..\..\host\nimble\nimble\host\store\config\src\ble_store_config_conf.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git-ble\BLE_PAN1070\01_SDK\nimble\samples\bluetooth\ble_central_periph_ota\keil_107x l int char >´ble_store_config_persist_peer_secs l ___result U \rc Zi s h Ystr }Ð~ F . \ ¼nº nË fÔ eá bø ø~.b .b .F® 0 8 nÕ fÝ fè nõ f b 0 è ..\..\..\..\host\nimble\nimble\host\store\config\src\ble_store_config_conf.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git-ble\BLE_PAN1070\01_SDK\nimble\samples\bluetooth\ble_central_periph_ota\keil_107x h int char >èÉble_store_config_persist_cccds h ___result U æ Ybuf ]¨Yrc Zi s Ylen Y X± d ¥ Ystr D Fç® ÐnÕ fÝ fè nõ f b ..\..\..\..\host\nimble\nimble\host\store\config\src\ble_store_config_conf.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git-ble\BLE_PAN1070\01_SDK\nimble\samples\bluetooth\ble_central_periph_ota\keil_107x I H ..\..\..\..\host\nimble\nimble\host\store\config\src\ble_store_config_conf.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git-ble\BLE_PAN1070\01_SDK\nimble\samples\bluetooth\ble_central_periph_ota\keil_107x ?Êêble_store_config_conf_init FÉ ì l c ..\..\..\..\host\nimble\nimble\host\store\config\src\ble_store_config_conf.c t d ..\..\..\..\host\nimble\nimble\host\store\config\src\ ble_store_config_conf.c && ' 2'%A 2 "2'%¯ Ä 2' Ö d ..\..\..\..\host\nimble\nimble\host\store\config\src\ ble_store_config_conf.c É t t ò~% , v% å~% , v% Ø~ ª , v% &&( ø d ..\..\..\..\host\nimble\nimble\host\store\config\src\ ble_store_config_conf.c } }}!,j%¼~Ã' q nx ' ø d ..\..\..\..\host\nimble\nimble\host\store\config\src\ ble_store_config_conf.c ´ } }}!,Q%¼~Ã') X2 r_ ,' ô d ..\..\..\..\host\nimble\nimble\host\store\config\src\ ble_store_config_conf.c É { {ù}% ,'u m' d ..\..\..\..\host\nimble\nimble\host\store\config\src\ ble_store_config_conf.c ä d ..\..\..\..\host\nimble\nimble\host\store\config\src\ ble_store_config_conf.c ê{ } } }¨ } & 4 Pn Pº Î P P }
|
}
|
}¨ } }
|
}
|
P }°P R }R j }°j l } N R Ph l P TL X T\ h T }
|
}
|
P }°P R }R j }°j l } N R Ph l P TL X T\ h T }
|
}
|
N }Ø N P }P f }Ø f h } L P Pd h P TJ R TX d T } } } } __DATE__ "Apr 22 2025" __TIME__ "16:45:43" __STDC__ 1 __STDC_VERSION__ 199901L __STDC_HOSTED__ 1 __STDC_ISO_10646__ 200607 __EDG__ 1 __EDG_VERSION__ 407 __EDG_SIZE_TYPE__ unsigned int __EDG_PTRDIFF_TYPE__ int __GNUC__ 4 __GNUC_STDC_INLINE__ 1 __GNUC_MINOR__ 7 __GNUC_PATCHLEVEL__ 0 __VERSION__ "4.7 (EDG gcc mode)" __CHAR16_TYPE__ unsigned short __CHAR32_TYPE__ unsigned int __USER_LABEL_PREFIX__ __CHAR_UNSIGNED__ 1 __WCHAR_UNSIGNED__ 1 __SIZE_TYPE__ unsigned int __PTRDIFF_TYPE__ int __WCHAR_TYPE__ unsigned short __WINT_TYPE__ unsigned short __INTMAX_TYPE__ long long __UINTMAX_TYPE__ unsigned long long __sizeof_int 4 __sizeof_long 4 __sizeof_ptr 4 __ARMCC_VERSION 5060750 __TARGET_CPU_CORTEX_M0 1 __TARGET_FPU_SOFTVFP 1 __TARGET_FPU_SOFTVFP 1 __MICROLIB 1 __UVISION_VERSION 530 ARMCM0 1 _RTE_ 1 IP_107x 1 CONFIG_FLASH_LINE_MODE FLASH_X4_MODE BLE_EN 1 __ORDER_LITTLE_ENDIAN__ 2 __BYTE_ORDER__ 2 __CC_ARM 1 __arm 1 __arm__ 1 __TARGET_ARCH_6S_M 1 __TARGET_ARCH_ARM 0 __TARGET_ARCH_THUMB 3 __TARGET_ARCH_A64 0 __TARGET_ARCH_AARCH32 1 __TARGET_PROFILE_M 1 __TARGET_FEATURE_HALFWORD 1 __TARGET_FEATURE_THUMB 1 __TARGET_FEATURE_DMB 1 __TARGET_FEATURE_EXTENSION_REGISTER_COUNT 0 __APCS_INTERWORK 1 __thumb 1 __thumb__ 1 __t32__ 1 __OPTIMISE_TIME 1 __OPTIMIZE__ 1 __OPT_SMALL_ASSERT 1 __OPTIMISE_LEVEL 3 __SOFTFP__ 1 - Ä ble_store_config_conf_load 1 ´ ble_store_config_conf_save_all 4 ble_store_config_persist_our_secs 5 ble_store_config_persist_peer_secs 1 ì ble_store_config_persist_cccds - L ble_store_config_conf_init 6 % . 8 9 : SDK_CONFIG_H CONFIG_SOC_DCDC_PAN1070 1 CONFIG_SYSTEM_CLOCK 48 (CONFIG_APB1_CLOCK_DIVISOR 2 5CONFIG_APB2_CLOCK_DIVISOR 2 <CONFIG_LOW_SPEED_CLOCK_SRC 1 ACONFIG_FORCE_CALIB_RCL_CLK 0 ECONFIG_RAM_FUNCTION 1 JCONFIG_FLASH_LDO_EN 1 MCONFIG_VECTOR_REMAP_TO_RAM 1 QCONFIG_AUTO_OPTIMIZE_POWER_PARAM 0 TCONFIG_TEMP_SAMPLE_INTERVAL_S 300 WCONFIG_DVDD_VOL_OPTIMIZE_EN 1 bCONFIG_PM 0 eCONFIG_SYSTEM_WATCH_DOG_ENABLE 0 kCONFIG_KEEP_FLASH_POWER_IN_LP_MODE 1 pCONFIG_DEEPSLEEP_MODE_2 0 }CONFIG_SOC_INCREASE_LPLDOH_CALIB_CODE 0 CONFIG_PM_STANDBY_M1_WAKEUP_WITHOUT_RESET 0
CONFIG_HCLK_OPTIMIZE_EN 0 CONFIG_OS_EN 1 configMAX_PRIORITIES 8 configTOTAL_HEAP_SIZE 11000 CONFIG_MAIN_TASK_STACK_SIZE 400 CONFIG_MAIN_TASK_PRIO 3 CONFIG_BLE_HOST_THREAD_STACK_SIZE 400 CONFIG_BLE_HOST_THREAD_PRIO 6 £configUSE_TIMERS 1 ¦configTIMER_TASK_STACK_DEPTH 128 ©configTIMER_TASK_PRIORITY 2 ¬configTIMER_QUEUE_LENGTH 12 ¯configUSE_IDLE_HOOK 0 ²configUSE_TICK_HOOK 0 µconfigUSE_MALLOC_FAILED_HOOK 1 ¹configCHECK_FOR_STACK_OVERFLOW 0 ¼CONFIG_FREERTOS_HEAP_PRINT 0 ÆCONFIG_USER_CHIP_MAC_ADDR 1 ÓCONFIG_BT_CTLR_TX_POWER_DFT 0 ÖCONFIG_BT_MAX_NUM_OF_CENTRAL 1 ÙCONFIG_BT_MAX_NUM_OF_PERIPHERAL 1 ÜMYNEWT_VAL_BLE_ROLE_BROADCASTER 1 ßMYNEWT_VAL_BLE_ROLE_CENTRAL 1 âMYNEWT_VAL_BLE_ROLE_OBSERVER 1 åMYNEWT_VAL_BLE_ROLE_PERIPHERAL 1 èMYNEWT_VAL_BLE_ATT_PREFERRED_MTU 247 ëMYNEWT_VAL_BLE_TRANSPORT_ACL_FROM_LL_COUNT 8 îMYNEWT_VAL_BLE_TRANSPORT_ACL_SIZE 251 ñMYNEWT_VAL_BLE_TRANSPORT_EVT_COUNT 8 ôMYNEWT_VAL_BLE_TRANSPORT_EVT_DISCARDABLE_COUNT 6 ÷MYNEWT_VAL_MSYS_1_BLOCK_COUNT 4 úMYNEWT_VAL_MSYS_1_BLOCK_SIZE 120 ýCONFIG_BLE_CONTROLLER_RF_RX_BUF_NUM 8 CONFIG_BLE_CONTROLLER_RF_TX_BUF_NUM 4 CONFIG_BLE_CONTROLLER_LL_ENC_TIME 300 CONFIG_BLE_CONTROLLER_MORE_DATA_NUM 6 CONFIG_BLE_CONTROLLER_WIHTELIST_NUM 1 CONFIG_BLE_CONTROLLER_RESOLVELIST_NUM 0 CONFIG_BLE_CONTROLLER_MASTER_LINK_MARGIN 10 CONFIG_BLE_LL_IRQ_PRIO 0 CONFIG_BLE_EVT_HANDLER_IRQ_PRIO 1 ¡MYNEWT_VAL_BLE_SM_SC_LVL 2 ¤MYNEWT_VAL_BLE_SM_LEGACY 1 §MYNEWT_VAL_BLE_SM_SC 0 ¯CONFIG_HS_IO_CAPABILITY 3 ²MYNEWT_VAL_BLE_SM_BONDING 0 µMYNEWT_VAL_BLE_SM_MITM 0 ¸MYNEWT_VAL_BLE_SM_OOB_DATA_FLAG 0 ¿MYNEWT_VAL_BLE_SM_OUR_KEY_DIST 1 ÆMYNEWT_VAL_BLE_SM_THEIR_KEY_DIST 1 ÉMYNEWT_VAL_BLE_STORE_CONFIG_PERSIST 1 ÌMYNEWT_VAL_BLE_STORE_MAX_BONDS 2 ÏMYNEWT_VAL_BLE_STORE_MAX_CCCDS 8 ÒMYNEWT_VAL_HOST_SOFTWARE_RPA 1 æCONFIG_FLASH_SIZE 0x7F000 íCONFIG_FLASH_PARTITION_BOOTLOADER_ADDR 0x00000 òCONFIG_FLASH_PARTITION_BOOTLOADER_SIZE 0x0A000 ÷CONFIG_FLASH_PARTITION_APP_ADDR 0x0A000 üCONFIG_FLASH_PARTITION_APP_SIZE 0x37000 CONFIG_FLASH_PARTITION_APP_BACKUP_ADDR 0x41000 CONFIG_FLASH_PARTITION_APP_BACKUP_SIZE 0x37000 CONFIG_FLASH_PARTITION_KVSTORE_ADDR 0x78000 CONFIG_FLASH_PARTITION_KVSTORE_SIZE 0x04000 CONFIG_FLASH_PARTITION_USER_CUSTOM_ADDR 0x7C000 CONFIG_FLASH_PARTITION_USER_CUSTOM_SIZE 0x03000 ÈCONFIG_APP_USE_IMAGE_HEADER 1 ËCONFIG_APP_IMG_VER_MAJOR 0 ÎCONFIG_APP_IMG_VER_MINOR 0 ÑCONFIG_APP_IMG_VER_REVISION 1 ÔCONFIG_APP_IMG_VER_BUILD 0 áCONFIG_FIRMWARE_ENCRYPTION 0 óAPP_LOG_EN 1 ûAPP_LOG_LVL 4 þAPP_LOG_LVL_OUTPUT_EN 1 APP_LOG_TRACE_OUTPUT_EN 0 CONFIG_UART_LOG_ENABLE 1 CONFIG_LOG_UART_PIN 2 CONFIG_LOG_UART_BAUDRATE 921600 CONFIG_RTT_LOG_ENABLE 0 ¤CONFIG_LOG_RTT_UP_BUFFER_SIZE 512 ªCONFIG_IO_TIMING_TRACK 0 ±CONFIG_BT_CTLR_LINK_LAYER_DEBUG 0 ÐCONFIG_TRACK_PIN_DEEPSLEEP_MODE 0x22 ïCONFIG_TRACK_PIN_SLEEP_MODE 0x23 CONFIG_TRACK_PIN_LL_IRQ 0x99 ®CONFIG_TRACK_PIN_BLE_EVNT_IRQ 0x99 ÍCONFIG_TRACK_PIN_OS_TICK_IRQ 0x99 ìCONFIG_TRACK_PIN_SLPTMR_IRQ 0x99 CONFIG_TRACK_PIN_HARDFAULT_IRQ 0x99 ªCONFIG_TRACK_PIN_DMA_IRQ 0x99 ÉCONFIG_TRACK_PIN_GPIO0_IRQ 0x99 èCONFIG_TRACK_PIN_GPIO1_IRQ 0x99 CONFIG_TRACK_PIN_GPIO2_IRQ 0x99 ¦CONFIG_TRACK_PIN_GPIO3_IRQ 0x99 ÅCONFIG_TRACK_PIN_I2C_IRQ 0x99 äCONFIG_TRACK_PIN_SPI0_IRQ 0x99 CONFIG_TRACK_PIN_SPI1_IRQ 0x99 ¢CONFIG_TRACK_PIN_TMR0_IRQ 0x99 ÁCONFIG_TRACK_PIN_TMR1_IRQ 0x99 àCONFIG_TRACK_PIN_TMR2_IRQ 0x99 ÿCONFIG_TRACK_PIN_UART0_IRQ 0x99 CONFIG_TRACK_PIN_UART1_IRQ 0x99 ½ CONFIG_TRACK_PIN_WDT_IRQ 0x99 Ü CONFIG_TRACK_PIN_WWDT_IRQ 0x99 û CONFIG_TRACK_USER_APP_CHN0 0x99
|
CONFIG_TRACK_USER_APP_CHN1 0x99 ¹
|
CONFIG_TRACK_USER_APP_CHN2 0x99 Ø
|
CONFIG_TRACK_USER_APP_CHN3 0x99 ÷
|
CONFIG_TRACK_USER_APP_CHN4 0x99 CONFIG_TRACK_USER_APP_CHN5 0x99 µ CONFIG_TRACK_USER_APP_CHN6 0x99 Ô CONFIG_TRACK_USER_APP_CHN7 0x99 Ú CONFIG_STARTUP_LONG_DELAY 0 @ 4 .\configuration\ sdk_config.h Ð
|
.\configuration\sdk_config.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git-ble\BLE_PAN1070\01_SDK\nimble\samples\bluetooth\ble_central_periph_ota\keil_107x < = > _SOC_CONFIG_H_ TCONFIG_RAM_CODE __attribute__((section(".ramfunc"))) CONFIG_FLASH_PARTITION_CHIP_INFO_ADDR 0x7F000 CONFIG_FLASH_PARTITION_CHIP_INFO_SIZE 0x1000 «IS_BOOTABLE_APP 0 ÃENCRYPT_SECTION d X ..\..\..\..\config\ .\configuration\ soc_config.h sdk_config.h Ô
|
..\..\..\..\config\soc_config.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git-ble\BLE_PAN1070\01_SDK\nimble\samples\bluetooth\ble_central_periph_ota\keil_107x @ A B H_MYNEWT_SYSCFG_
|
NIMBLE_BUG_FIXED_EN 1 MYNEWT_VAL(_name) MYNEWT_VAL_ ## _name MYNEWT_VAL_CHOICE(_name,_val) MYNEWT_VAL_ ## _name ## __ ## _val MYNEWT_VAL_TINYCRYPT_SYSINIT_STAGE (200) MYNEWT_VAL_TINYCRYPT_UECC_RNG_TRNG_DEV_NAME ("trng") MYNEWT_VAL_TINYCRYPT_UECC_RNG_USE_TRNG (0) %MYNEWT_VAL_BSP_SIMULATED (1) *MYNEWT_VAL_HAL_ENABLE_SOFTWARE_BREAKPOINTS (1) .MYNEWT_VAL_HAL_FLASH_MAX_DEVICE_COUNT (0) 2MYNEWT_VAL_HAL_FLASH_VERIFY_BUF_SZ (16) 6MYNEWT_VAL_HAL_FLASH_VERIFY_ERASES (0) :MYNEWT_VAL_HAL_FLASH_VERIFY_WRITES (0) >MYNEWT_VAL_HAL_SBRK (1) BMYNEWT_VAL_HAL_SYSTEM_RESET_CB (0) GMYNEWT_VAL_I2C_0 (0) KMYNEWT_VAL_MCU_FLASH_MIN_WRITE_SIZE (1) OMYNEWT_VAL_MCU_FLASH_STYLE_NORDIC (0) SMYNEWT_VAL_MCU_FLASH_STYLE_ST (1) WMYNEWT_VAL_MCU_NATIVE (1) [MYNEWT_VAL_MCU_NATIVE_USE_SIGNALS (1) _MYNEWT_VAL_MCU_TIMER_POLLER_PRIO (0) cMYNEWT_VAL_MCU_UART_POLLER_PRIO (1) hMYNEWT_VAL_FLOAT_USER (0) tMYNEWT_VAL_MSYS_1_SANITY_MIN_COUNT (0) xMYNEWT_VAL_MSYS_2_BLOCK_COUNT (0) |MYNEWT_VAL_MSYS_2_BLOCK_SIZE (0) MYNEWT_VAL_MSYS_2_SANITY_MIN_COUNT (0) MYNEWT_VAL_MSYS_SANITY_TIMEOUT (60000) MYNEWT_VAL_OS_ASSERT_CB (0) MYNEWT_VAL_OS_CLI (0) MYNEWT_VAL_OS_COREDUMP (0) MYNEWT_VAL_OS_COREDUMP_CB (0) MYNEWT_VAL_OS_CPUTIME_FREQ (1000000) MYNEWT_VAL_OS_CPUTIME_TIMER_NUM (0) ¡MYNEWT_VAL_OS_CRASH_FILE_LINE (1) ¥MYNEWT_VAL_OS_CRASH_LOG (0) ©MYNEWT_VAL_OS_CRASH_RESTORE_REGS (0) MYNEWT_VAL_OS_CRASH_STACKTRACE (0) ±MYNEWT_VAL_OS_CTX_SW_STACK_CHECK (0) µMYNEWT_VAL_OS_CTX_SW_STACK_GUARD (4) ¹MYNEWT_VAL_OS_DEBUG_MODE (0) ½MYNEWT_VAL_OS_EVENTQ_DEBUG (0) ÁMYNEWT_VAL_OS_EVENTQ_MONITOR (0) ÅMYNEWT_VAL_OS_IDLE_TICKLESS_MS_MAX (600000) ÊMYNEWT_VAL_OS_IDLE_TICKLESS_MS_MIN (1) ÎMYNEWT_VAL_OS_MAIN_STACK_SIZE (256) ÒMYNEWT_VAL_OS_MAIN_TASK_PRIO (127) ÖMYNEWT_VAL_OS_MAIN_TASK_SANITY_ITVL_MS (0) ÚMYNEWT_VAL_OS_MEMPOOL_CHECK (0) ÞMYNEWT_VAL_OS_MEMPOOL_GUARD (0) âMYNEWT_VAL_OS_MEMPOOL_POISON (0) æMYNEWT_VAL_OS_SCHEDULING (1) êMYNEWT_VAL_OS_SYSINIT_STAGE (0) îMYNEWT_VAL_OS_SYSVIEW (0) òMYNEWT_VAL_OS_SYSVIEW_TRACE_CALLOUT (1) öMYNEWT_VAL_OS_SYSVIEW_TRACE_EVENTQ (1) úMYNEWT_VAL_OS_SYSVIEW_TRACE_MBUF (0) þMYNEWT_VAL_OS_SYSVIEW_TRACE_MEMPOOL (0) MYNEWT_VAL_OS_SYSVIEW_TRACE_MUTEX (1) MYNEWT_VAL_OS_SYSVIEW_TRACE_SEM (1) MYNEWT_VAL_OS_TASK_RUN_TIME_CPUTIME (0) MYNEWT_VAL_OS_TICKS_PER_SEC (configTICK_RATE_HZ) MYNEWT_VAL_OS_TIME_DEBUG (0) MYNEWT_VAL_OS_WATCHDOG_MONITOR (0) MYNEWT_VAL_SANITY_INTERVAL (15000) MYNEWT_VAL_WATCHDOG_INTERVAL (30000) ¤MYNEWT_VAL_NATIVE_SOCKETS_MAX (8) ¨MYNEWT_VAL_NATIVE_SOCKETS_MAX_UDP (2048) ¬MYNEWT_VAL_NATIVE_SOCKETS_POLL_INTERVAL_MS (200) ¯MYNEWT_VAL_NATIVE_SOCKETS_POLL_ITVL ²MYNEWT_VAL_NATIVE_SOCKETS_PRIO (2) ¶MYNEWT_VAL_NATIVE_SOCKETS_STACK_SZ (4096) ºMYNEWT_VAL_NATIVE_SOCKETS_SYSINIT_STAGE (200) ¿MYNEWT_VAL_CONSOLE_UART_BAUD (115200) ÃMYNEWT_VAL_CONSOLE_UART_DEV ("uart0") ÇMYNEWT_VAL_CONSOLE_UART_FLOW_CONTROL (UART_FLOW_CTL_NONE) ÌMYNEWT_VAL_FLASH_MAP_MAX_AREAS (10) ÐMYNEWT_VAL_FLASH_MAP_SUPPORT_MFG (0) ÔMYNEWT_VAL_FLASH_MAP_SYSINIT_STAGE (9) ÙMYNEWT_VAL_DFLT_LOG_LVL (1) ÝMYNEWT_VAL_DFLT_LOG_MOD (0) áMYNEWT_VAL_LOG_GLOBAL_IDX (1) æMYNEWT_VAL_MODLOG_CONSOLE_DFLT (1) êMYNEWT_VAL_MODLOG_LOG_MACROS (0) îMYNEWT_VAL_MODLOG_MAX_MAPPINGS (16) òMYNEWT_VAL_MODLOG_MAX_PRINTF_LEN (128) öMYNEWT_VAL_MODLOG_SYSINIT_STAGE (100) ûMYNEWT_VAL_LOG_CONSOLE (1) ÿMYNEWT_VAL_LOG_FCB (0) MYNEWT_VAL_LOG_FCB_SLOT1 (0) MYNEWT_VAL_LOG_LEVEL (255) MYNEWT_VAL_DEBUG_PANIC_ENABLED (1) MYNEWT_VAL_SYSDOWN_CONSTRAIN_DOWN (1) MYNEWT_VAL_SYSDOWN_PANIC_FILE_LINE (0) MYNEWT_VAL_SYSDOWN_PANIC_MESSAGE (0) MYNEWT_VAL_SYSDOWN_TIMEOUT_MS (10000) ¢MYNEWT_VAL_SYSINIT_CONSTRAIN_INIT (1) §MYNEWT_VAL_SYSINIT_PANIC_FILE_LINE (1) ¬MYNEWT_VAL_SYSINIT_PANIC_MESSAGE (1) ±MYNEWT_VAL_RWLOCK_DEBUG (0) ¶MYNEWT_VAL_BLE_EXT_ADV (0) ºMYNEWT_VAL_BLE_EXT_ADV_MAX_SIZE (31) ¾MYNEWT_VAL_BLE_HCI_VS (0) ÂMYNEWT_VAL_BLE_HCI_VS_OCF_OFFSET (0) ÆMYNEWT_VAL_BLE_ISO (0) ÊMYNEWT_VAL_BLE_ISO_TEST (0) ÎMYNEWT_VAL_BLE_MAX_CONNECTIONS (CONFIG_BT_MAX_NUM_OF_CENTRAL + CONFIG_BT_MAX_NUM_OF_PERIPHERAL) ÒMYNEWT_VAL_BLE_MAX_PERIODIC_SYNCS (1) ÖMYNEWT_VAL_BLE_MULTI_ADV_INSTANCES (0) ÚMYNEWT_VAL_BLE_PERIODIC_ADV (0) ÞMYNEWT_VAL_BLE_PERIODIC_ADV_SYNC_TRANSFER (0) òMYNEWT_VAL_BLE_VERSION (50) öMYNEWT_VAL_BLE_WHITELIST (1) úMYNEWT_VAL_BLE_POWER_CONTROL (0) MYNEWT_VAL_BLE_ATT_SVR_FIND_INFO (1) MYNEWT_VAL_BLE_ATT_SVR_FIND_TYPE (1) MYNEWT_VAL_BLE_ATT_SVR_INDICATE (1) MYNEWT_VAL_BLE_ATT_SVR_MAX_PREP_ENTRIES (16) MYNEWT_VAL_BLE_ATT_SVR_NOTIFY (1) MYNEWT_VAL_BLE_ATT_SVR_QUEUED_WRITE (1) MYNEWT_VAL_BLE_ATT_SVR_QUEUED_WRITE_TMO (30000) MYNEWT_VAL_BLE_ATT_SVR_READ (1) £MYNEWT_VAL_BLE_ATT_SVR_READ_BLOB (1) §MYNEWT_VAL_BLE_ATT_SVR_READ_GROUP_TYPE (1) «MYNEWT_VAL_BLE_ATT_SVR_READ_MULT (1) ¯MYNEWT_VAL_BLE_ATT_SVR_READ_TYPE (1) ³MYNEWT_VAL_BLE_ATT_SVR_SIGNED_WRITE (1) ·MYNEWT_VAL_BLE_ATT_SVR_WRITE (1) »MYNEWT_VAL_BLE_ATT_SVR_WRITE_NO_RSP (1) ¿MYNEWT_VAL_BLE_GAP_MAX_PENDING_CONN_PARAM_UPDATE (1) ÃMYNEWT_VAL_BLE_GATT_DISC_ALL_CHRS (MYNEWT_VAL_BLE_ROLE_CENTRAL) ÇMYNEWT_VAL_BLE_GATT_DISC_ALL_DSCS (MYNEWT_VAL_BLE_ROLE_CENTRAL) ËMYNEWT_VAL_BLE_GATT_DISC_ALL_SVCS (MYNEWT_VAL_BLE_ROLE_CENTRAL) ÏMYNEWT_VAL_BLE_GATT_DISC_CHR_UUID (MYNEWT_VAL_BLE_ROLE_CENTRAL) ÓMYNEWT_VAL_BLE_GATT_DISC_SVC_UUID (MYNEWT_VAL_BLE_ROLE_CENTRAL) ×MYNEWT_VAL_BLE_GATT_FIND_INC_SVCS (MYNEWT_VAL_BLE_ROLE_CENTRAL) ÛMYNEWT_VAL_BLE_GATT_INDICATE (1) ßMYNEWT_VAL_BLE_GATT_MAX_PROCS (4) ãMYNEWT_VAL_BLE_GATT_NOTIFY (1) çMYNEWT_VAL_BLE_GATT_READ (MYNEWT_VAL_BLE_ROLE_CENTRAL) ëMYNEWT_VAL_BLE_GATT_READ_LONG (MYNEWT_VAL_BLE_ROLE_CENTRAL) ïMYNEWT_VAL_BLE_GATT_READ_MAX_ATTRS (8) óMYNEWT_VAL_BLE_GATT_READ_MULT (MYNEWT_VAL_BLE_ROLE_CENTRAL) ÷MYNEWT_VAL_BLE_GATT_READ_UUID (MYNEWT_VAL_BLE_ROLE_CENTRAL) ûMYNEWT_VAL_BLE_GATT_RESUME_RATE (1000) ÿMYNEWT_VAL_BLE_GATT_SIGNED_WRITE (MYNEWT_VAL_BLE_ROLE_CENTRAL) MYNEWT_VAL_BLE_GATT_WRITE (MYNEWT_VAL_BLE_ROLE_CENTRAL) MYNEWT_VAL_BLE_GATT_WRITE_LONG (MYNEWT_VAL_BLE_ROLE_CENTRAL) MYNEWT_VAL_BLE_GATT_WRITE_MAX_ATTRS (4) MYNEWT_VAL_BLE_GATT_WRITE_NO_RSP (MYNEWT_VAL_BLE_ROLE_CENTRAL) MYNEWT_VAL_BLE_GATT_WRITE_RELIABLE (MYNEWT_VAL_BLE_ROLE_CENTRAL) MYNEWT_VAL_BLE_HOST (1) MYNEWT_VAL_BLE_HOST_THREAD_STACK_SIZE (256) MYNEWT_VAL_BLE_HOST_THREAD_PRIORITY (6) £MYNEWT_VAL_BLE_HS_AUTO_START (1) §MYNEWT_VAL_BLE_HS_DEBUG (0) «MYNEWT_VAL_BLE_HS_FLOW_CTRL (0) ¯MYNEWT_VAL_BLE_HS_FLOW_CTRL_ITVL (1000) ³MYNEWT_VAL_BLE_HS_FLOW_CTRL_THRESH (2) ·MYNEWT_VAL_BLE_HS_FLOW_CTRL_TX_ON_DISCONNECT (0) »MYNEWT_VAL_BLE_HS_LOG_LVL (1) ¿MYNEWT_VAL_BLE_HS_LOG_MOD (4) ÃMYNEWT_VAL_BLE_HS_PHONY_HCI_ACKS (0) ÇMYNEWT_VAL_BLE_HS_REQUIRE_OS (1) ËMYNEWT_VAL_BLE_HS_STOP_ON_SHUTDOWN (1) ÏMYNEWT_VAL_BLE_HS_STOP_ON_SHUTDOWN_TIMEOUT (2000) ÓMYNEWT_VAL_BLE_HS_SYSINIT_STAGE (200) ×MYNEWT_VAL_BLE_L2CAP_COC_MAX_NUM (0) ÛMYNEWT_VAL_BLE_L2CAP_COC_MPS (MYNEWT_VAL_MSYS_1_BLOCK_SIZE-8) ßMYNEWT_VAL_BLE_L2CAP_ENHANCED_COC (0) ãMYNEWT_VAL_BLE_L2CAP_JOIN_RX_FRAGS (1) çMYNEWT_VAL_BLE_L2CAP_MAX_CHANS (3*MYNEWT_VAL_BLE_MAX_CONNECTIONS) ëMYNEWT_VAL_BLE_L2CAP_RX_FRAG_TIMEOUT (30000) ïMYNEWT_VAL_BLE_L2CAP_SIG_MAX_PROCS (1) óMYNEWT_VAL_BLE_MESH (0) ÷MYNEWT_VAL_BLE_MONITOR_CONSOLE_BUFFER_SIZE (128) ûMYNEWT_VAL_BLE_MONITOR_RTT (0) ÿMYNEWT_VAL_BLE_MONITOR_RTT_BUFFERED (1) MYNEWT_VAL_BLE_MONITOR_RTT_BUFFER_NAME ("btmonitor") MYNEWT_VAL_BLE_MONITOR_RTT_BUFFER_SIZE (256) MYNEWT_VAL_BLE_MONITOR_UART (0) MYNEWT_VAL_BLE_MONITOR_UART_BAUDRATE (1000000) MYNEWT_VAL_BLE_MONITOR_UART_BUFFER_SIZE (64) MYNEWT_VAL_BLE_MONITOR_UART_DEV ("uart0") MYNEWT_VAL_BLE_RPA_TIMEOUT (300) £MYNEWT_VAL_BLE_SM_IO_CAP (CONFIG_HS_IO_CAPABILITY) §MYNEWT_VAL_BLE_SM_KEYPRESS (0) ¯MYNEWT_VAL_BLE_SM_MAX_PROCS (1) ÃMYNEWT_VAL_BLE_SM_SC_DEBUG_KEYS (0) ËMYNEWT_VAL_BLE_SM_SC_ONLY (0) àMYNEWT_VAL_BLE_SVC_ANS_NEW_ALERT_CAT (0) äMYNEWT_VAL_BLE_SVC_ANS_SYSINIT_STAGE (303) èMYNEWT_VAL_BLE_SVC_ANS_UNR_ALERT_CAT (0) íMYNEWT_VAL_BLE_SVC_BAS_BATTERY_LEVEL_NOTIFY_ENABLE (1) ñMYNEWT_VAL_BLE_SVC_BAS_BATTERY_LEVEL_READ_PERM (0) õMYNEWT_VAL_BLE_SVC_BAS_SYSINIT_STAGE (303) úMYNEWT_VAL_BLE_SVC_DIS_DEFAULT_READ_PERM (-1) þMYNEWT_VAL_BLE_SVC_DIS_FIRMWARE_REVISION_DEFAULT (NULL) MYNEWT_VAL_BLE_SVC_DIS_FIRMWARE_REVISION_READ_PERM (-1) MYNEWT_VAL_BLE_SVC_DIS_HARDWARE_REVISION_DEFAULT (NULL) MYNEWT_VAL_BLE_SVC_DIS_HARDWARE_REVISION_READ_PERM (-1) MYNEWT_VAL_BLE_SVC_DIS_MANUFACTURER_NAME_DEFAULT (NULL) MYNEWT_VAL_BLE_SVC_DIS_MANUFACTURER_NAME_READ_PERM (-1) MYNEWT_VAL_BLE_SVC_DIS_MODEL_NUMBER_DEFAULT ("Apache Mynewt NimBLE") MYNEWT_VAL_BLE_SVC_DIS_MODEL_NUMBER_READ_PERM (0) ¡MYNEWT_VAL_BLE_SVC_DIS_SERIAL_NUMBER_DEFAULT (NULL) ¦MYNEWT_VAL_BLE_SVC_DIS_SERIAL_NUMBER_READ_PERM (-1) ªMYNEWT_VAL_BLE_SVC_DIS_SOFTWARE_REVISION_DEFAULT (NULL) ¯MYNEWT_VAL_BLE_SVC_DIS_SOFTWARE_REVISION_READ_PERM (-1) ³MYNEWT_VAL_BLE_SVC_DIS_SYSINIT_STAGE (303) ·MYNEWT_VAL_BLE_SVC_DIS_SYSTEM_ID_DEFAULT (NULL) ¼MYNEWT_VAL_BLE_SVC_DIS_SYSTEM_ID_READ_PERM (-1) ÁMYNEWT_VAL_BLE_SVC_GAP_APPEARANCE (0) ÅMYNEWT_VAL_BLE_SVC_GAP_APPEARANCE_WRITE_PERM (-1) ÉMYNEWT_VAL_BLE_SVC_GAP_CENTRAL_ADDRESS_RESOLUTION (-1) ÍMYNEWT_VAL_BLE_SVC_GAP_DEVICE_NAME ("nimble") ÑMYNEWT_VAL_BLE_SVC_GAP_DEVICE_NAME_MAX_LENGTH (31) ÕMYNEWT_VAL_BLE_SVC_GAP_DEVICE_NAME_WRITE_PERM (-1) ÙMYNEWT_VAL_BLE_SVC_GAP_PPCP_MAX_CONN_INTERVAL (6) ÝMYNEWT_VAL_BLE_SVC_GAP_PPCP_MIN_CONN_INTERVAL (6) áMYNEWT_VAL_BLE_SVC_GAP_PPCP_SLAVE_LATENCY (0) åMYNEWT_VAL_BLE_SVC_GAP_PPCP_SUPERVISION_TMO (200) éMYNEWT_VAL_BLE_SVC_GAP_SYSINIT_STAGE (301) îMYNEWT_VAL_BLE_SVC_GATT_SYSINIT_STAGE (302) óMYNEWT_VAL_BLE_SVC_IAS_SYSINIT_STAGE (303) øMYNEWT_VAL_BLE_SVC_IPSS_SYSINIT_STAGE (303) ýMYNEWT_VAL_BLE_SVC_LLS_SYSINIT_STAGE (303) MYNEWT_VAL_BLE_SVC_TPS_SYSINIT_STAGE (303) MYNEWT_VAL_BLE_ACL_BUF_COUNT MYNEWT_VAL_BLE_ACL_BUF_SIZE MYNEWT_VAL_BLE_HCI_BRIDGE MYNEWT_VAL_BLE_HCI_EVT_BUF_SIZE MYNEWT_VAL_BLE_HCI_EVT_HI_BUF_COUNT MYNEWT_VAL_BLE_HCI_EVT_LO_BUF_COUNT MYNEWT_VAL_BLE_HCI_TRANSPORT MYNEWT_VAL_BLE_TRANSPORT (1) MYNEWT_VAL_BLE_TRANSPORT_ACL_COUNT (10) MYNEWT_VAL_BLE_TRANSPORT_ACL_FROM_HS_COUNT (5) ´MYNEWT_VAL_BLE_TRANSPORT_EVT_SIZE (80) ¸MYNEWT_VAL_BLE_TRANSPORT_HS__custom (0) »MYNEWT_VAL_BLE_TRANSPORT_HS__dialog_cmac (0) ¾MYNEWT_VAL_BLE_TRANSPORT_HS__native (1) ÁMYNEWT_VAL_BLE_TRANSPORT_HS__nrf5340 (0) ÄMYNEWT_VAL_BLE_TRANSPORT_HS__uart (0) ÇMYNEWT_VAL_BLE_TRANSPORT_HS__usb (0) ÊMYNEWT_VAL_BLE_TRANSPORT_HS (1) ÏMYNEWT_VAL_BLE_TRANSPORT_LL__custom (0) ÒMYNEWT_VAL_BLE_TRANSPORT_LL__dialog_cmac (0) ÕMYNEWT_VAL_BLE_TRANSPORT_LL__native (0) ØMYNEWT_VAL_BLE_TRANSPORT_LL__nrf5340 (0) ÛMYNEWT_VAL_BLE_TRANSPORT_LL__socket (1) ÞMYNEWT_VAL_BLE_TRANSPORT_LL (1) ãMYNEWT_VAL_BLE_SOCK_CLI_SYSINIT_STAGE (500) çMYNEWT_VAL_BLE_SOCK_LINUX_DEV (0) ëMYNEWT_VAL_BLE_SOCK_STACK_SIZE (80) ïMYNEWT_VAL_BLE_SOCK_TASK_PRIO (9) óMYNEWT_VAL_BLE_SOCK_TCP_PORT (14433) øMYNEWT_VAL_BLE_SOCK_USE_LINUX_BLUE (1) üMYNEWT_VAL_BLE_SOCK_USE_NUTTX (0) MYNEWT_VAL_BLE_SOCK_USE_TCP (0) MYNEWT_VAL_APP_NAME ("dummy_app") MYNEWT_VAL_APP_dummy_app (1) MYNEWT_VAL_ARCH_NAME ("sim") MYNEWT_VAL_ARCH_sim (1) MYNEWT_VAL_BSP_NAME ("native") MYNEWT_VAL_BSP_native (1) MYNEWT_VAL_NEWT_FEATURE_LOGCFG (1) ¢ MYNEWT_VAL_NEWT_FEATURE_SYSDOWN (1) ¦ MYNEWT_VAL_TARGET_NAME ("porting_default") ª MYNEWT_VAL_TARGET_porting_default (1) ® MYNEWT_VAL_HOST_PRIVACY_ENABLE (0) · MYNEWT_VAL_HOST_COMPATIBILITY_PATCH (1) d [ ..\..\..\..\config\ .\configuration\ nimble_syscfg.h sdk_config.h Ø
|
..\..\..\..\config\nimble_syscfg.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git-ble\BLE_PAN1070\01_SDK\nimble\samples\bluetooth\ble_central_periph_ota\keil_107x D E F __stdint_h __ARMCLIB_VERSION 5060037 __INT64 __int64 __INT64_C_SUFFIX__ ll __PASTE2(x,y) x ## y __PASTE(x,y) __PASTE2(x, y) __INT64_C(x) __ESCAPE__(__PASTE(x, __INT64_C_SUFFIX__)) __UINT64_C(x) __ESCAPE__(__PASTE(x ## u, __INT64_C_SUFFIX__)) __LONGLONG long long #__STDINT_DECLS %__CLIBNS ,__CLIBNS sINT8_MIN -128 tINT16_MIN -32768 uINT32_MIN (~0x7fffffff) vINT64_MIN __INT64_C(~0x7fffffffffffffff) yINT8_MAX 127 zINT16_MAX 32767 {INT32_MAX 2147483647 |INT64_MAX __INT64_C(9223372036854775807) UINT8_MAX 255 UINT16_MAX 65535 UINT32_MAX 4294967295u UINT64_MAX __UINT64_C(18446744073709551615) INT_LEAST8_MIN -128 INT_LEAST16_MIN -32768 INT_LEAST32_MIN (~0x7fffffff) INT_LEAST64_MIN __INT64_C(~0x7fffffffffffffff) INT_LEAST8_MAX 127 INT_LEAST16_MAX 32767 INT_LEAST32_MAX 2147483647 INT_LEAST64_MAX __INT64_C(9223372036854775807) UINT_LEAST8_MAX 255 UINT_LEAST16_MAX 65535 UINT_LEAST32_MAX 4294967295u UINT_LEAST64_MAX __UINT64_C(18446744073709551615) INT_FAST8_MIN (~0x7fffffff) INT_FAST16_MIN (~0x7fffffff) INT_FAST32_MIN (~0x7fffffff) INT_FAST64_MIN __INT64_C(~0x7fffffffffffffff) ¡INT_FAST8_MAX 2147483647 ¢INT_FAST16_MAX 2147483647 £INT_FAST32_MAX 2147483647 ¤INT_FAST64_MAX __INT64_C(9223372036854775807) §UINT_FAST8_MAX 4294967295u ¨UINT_FAST16_MAX 4294967295u ©UINT_FAST32_MAX 4294967295u ªUINT_FAST64_MAX __UINT64_C(18446744073709551615) ²INTPTR_MIN INT32_MIN ¹INTPTR_MAX INT32_MAX ÀUINTPTR_MAX UINT32_MAX ÆINTMAX_MIN __ESCAPE__(~0x7fffffffffffffffll) ÉINTMAX_MAX __ESCAPE__(9223372036854775807ll) ÌUINTMAX_MAX __ESCAPE__(18446744073709551615ull) ÕPTRDIFF_MIN INT32_MIN ÖPTRDIFF_MAX INT32_MAX ÚSIG_ATOMIC_MIN (~0x7fffffff) ÛSIG_ATOMIC_MAX 2147483647 áSIZE_MAX UINT32_MAX çWCHAR_MIN èWCHAR_MAX îWCHAR_MIN 0 ïWCHAR_MAX 65535 óWINT_MIN (~0x7fffffff) ôWINT_MAX 2147483647 ûINT8_C(x) (x) üINT16_C(x) (x) ýINT32_C(x) (x) þINT64_C(x) __INT64_C(x) UINT8_C(x) (x ## u) UINT16_C(x) (x ## u) UINT32_C(x) (x ## u) UINT64_C(x) __UINT64_C(x) INTMAX_C(x) __ESCAPE__(x ## ll) UINTMAX_C(x) __ESCAPE__(x ## ull) ²__INT64 ³__LONGLONG P D C:\Keil_v5\ARM\ARMCC\Bin\..\include\ stdint.h C:\Keil_v5\ARM\ARMCC\Bin\..\include\stdint.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] signed char short int long long unsigned char unsigned short unsigned int unsigned long long Pint8_t 8 Pint16_t 9 Pint32_t ¢ : Pint64_t © ; Puint8_t ¶ > Puint16_t Ç ? Puint32_t Ù @ Puint64_t é A Pint_least8_t G Pint_least16_t H Pint_least32_t ¢ I Pint_least64_t © J Puint_least8_t ¶ M Puint_least16_t Ç N Puint_least32_t Ù O Puint_least64_t é P Pint_fast8_t ¢ U Pint_fast16_t ¢ V Pint_fast32_t ¢ W Pint_fast64_t © X Puint_fast8_t Ù [ Puint_fast16_t Ù \ Puint_fast32_t Ù ] Puint_fast64_t é ^ Pintptr_t ¢ e Puintptr_t Ù f Pintmax_t © j!Puintmax_t é k! H I J __inttypes_h __ARMCLIB_VERSION 5060037 _ARMABI __declspec(__nothrow) _ARMABI_PURE __declspec(__nothrow) __attribute__((const)) __PRISCN64 "ll" __PRISCNPTR %PRId8 "d" &PRId16 "d" 'PRId32 "d" (PRId64 __PRISCN64 "d" )PRIdLEAST8 "d" *PRIdLEAST16 "d" +PRIdLEAST32 "d" ,PRIdLEAST64 __PRISCN64 "d" -PRIdFAST8 "d" .PRIdFAST16 "d" /PRIdFAST32 "d" 0PRIdFAST64 __PRISCN64 "d" 1PRIdMAX "jd" 2PRIdPTR __PRISCNPTR "d" 4PRIi8 "i" 5PRIi16 "i" 6PRIi32 "i" 7PRIi64 __PRISCN64 "i" 8PRIiLEAST8 "i" 9PRIiLEAST16 "i" :PRIiLEAST32 "i" ;PRIiLEAST64 __PRISCN64 "i" <PRIiFAST8 "i" =PRIiFAST16 "i" >PRIiFAST32 "i" ?PRIiFAST64 __PRISCN64 "i" @PRIiMAX "ji" APRIiPTR __PRISCNPTR "i" CPRIo8 "o" DPRIo16 "o" EPRIo32 "o" FPRIo64 __PRISCN64 "o" GPRIoLEAST8 "o" HPRIoLEAST16 "o" IPRIoLEAST32 "o" JPRIoLEAST64 __PRISCN64 "o" KPRIoFAST8 "o" LPRIoFAST16 "o" MPRIoFAST32 "o" NPRIoFAST64 __PRISCN64 "o" OPRIoMAX "jo" PPRIoPTR __PRISCNPTR "o" RPRIu8 "d" SPRIu16 "d" TPRIu32 "u" UPRIu64 __PRISCN64 "u" VPRIuLEAST8 "d" WPRIuLEAST16 "d" XPRIuLEAST32 "u" YPRIuLEAST64 __PRISCN64 "u" ZPRIuFAST8 "u" [PRIuFAST16 "u" \PRIuFAST32 "u" ]PRIuFAST64 __PRISCN64 "u" ^PRIuMAX "ju" _PRIuPTR __PRISCNPTR "u" aPRIx8 "x" bPRIx16 "x" cPRIx32 "x" dPRIx64 __PRISCN64 "x" ePRIxLEAST8 "x" fPRIxLEAST16 "x" gPRIxLEAST32 "x" hPRIxLEAST64 __PRISCN64 "x" iPRIxFAST8 "x" jPRIxFAST16 "x" kPRIxFAST32 "x" lPRIxFAST64 __PRISCN64 "x" mPRIxMAX "jx" nPRIxPTR __PRISCNPTR "x" pPRIX8 "X" qPRIX16 "X" rPRIX32 "X" sPRIX64 __PRISCN64 "X" tPRIXLEAST8 "X" uPRIXLEAST16 "X" vPRIXLEAST32 "X" wPRIXLEAST64 __PRISCN64 "X" xPRIXFAST8 "X" yPRIXFAST16 "X" zPRIXFAST32 "X" {PRIXFAST64 __PRISCN64 "X" |PRIXMAX "jX" }PRIXPTR __PRISCNPTR "X" SCNd8 "hhd" SCNd16 "hd" SCNd32 "d" SCNd64 __PRISCN64 "d" SCNdLEAST8 "hhd" SCNdLEAST16 "hd"
SCNdLEAST32 "d" SCNdLEAST64 __PRISCN64 "d" SCNdFAST8 "d" SCNdFAST16 "d" SCNdFAST32 "d" SCNdFAST64 __PRISCN64 "d" SCNdMAX "jd" SCNdPTR __PRISCNPTR "d" SCNi8 "hhd" SCNi16 "hi" SCNi32 "i" SCNi64 __PRISCN64 "i" SCNiLEAST8 "hhi" SCNiLEAST16 "hi" SCNiLEAST32 "i" SCNiLEAST64 __PRISCN64 "i" SCNiFAST8 "i" SCNiFAST16 "i" SCNiFAST32 "i" SCNiFAST64 __PRISCN64 "i" SCNiMAX "ji" SCNiPTR __PRISCNPTR "i" SCNo8 "hho" SCNo16 "ho" SCNo32 "o" SCNo64 __PRISCN64 "o" ¡SCNoLEAST8 "hho" ¢SCNoLEAST16 "ho" £SCNoLEAST32 "o" ¤SCNoLEAST64 __PRISCN64 "o" ¥SCNoFAST8 "o" ¦SCNoFAST16 "o" §SCNoFAST32 "o" ¨SCNoFAST64 __PRISCN64 "o" ©SCNoMAX "jo" ªSCNoPTR __PRISCNPTR "o" ¬SCNu8 "hhu" SCNu16 "hu" ®SCNu32 "u" ¯SCNu64 __PRISCN64 "u" °SCNuLEAST8 "hhu" ±SCNuLEAST16 "hu" ²SCNuLEAST32 "u" ³SCNuLEAST64 __PRISCN64 "u" ´SCNuFAST8 "u" µSCNuFAST16 "u" ¶SCNuFAST32 "u" ·SCNuFAST64 __PRISCN64 "u" ¸SCNuMAX "ju" ¹SCNuPTR __PRISCNPTR "u" »SCNx8 "hhx" ¼SCNx16 "hx" ½SCNx32 "x" ¾SCNx64 __PRISCN64 "x" ¿SCNxLEAST8 "hhx" ÀSCNxLEAST16 "hx" ÁSCNxLEAST32 "x" ÂSCNxLEAST64 __PRISCN64 "x" ÃSCNxFAST8 "x" ÄSCNxFAST16 "x" ÅSCNxFAST32 "x" ÆSCNxFAST64 __PRISCN64 "x" ÇSCNxMAX "jx" ÈSCNxPTR __PRISCNPTR "x" \ R C:\Keil_v5\ARM\ARMCC\Bin\..\include\ inttypes.h stdint.h è C:\Keil_v5\ARM\ARMCC\Bin\..\include\inttypes.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] unsigned short Pwchar_t Ò )Øimaxdiv_t quot æ # rem æ # Pimaxdiv_t ® Þ2 L M N __string_h __ARMCLIB_VERSION 5060037 _ARMABI __declspec(__nothrow) __STRING_DECLS __CLIBNS $__CLIBNS 7NULL 8NULL 0 P D C:\Keil_v5\ARM\ARMCC\Bin\..\include\ string.h ¨ C:\Keil_v5\ARM\ARMCC\Bin\..\include\string.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] unsigned int Psize_t , P Q R __assert_h _ARMABI_NORETURN __declspec(__nothrow) __declspec(__noreturn) __ARMCLIB_VERSION 5060037 !__ARM_PROMISE __promise #__CLIBNS )__CLIBNS E__promise Fassert(e) ((e) ? (void)0 : __CLIBNS abort(), (__ARM_PROMISE)((e)?1:0)) J__promise(e) assert(e) 2assert 3__promise E__promise Fassert(e) ((e) ? (void)0 : __CLIBNS abort(), (__ARM_PROMISE)((e)?1:0)) J__promise(e) assert(e) 2assert 3__promise E__promise Fassert(e) ((e) ? (void)0 : __CLIBNS abort(), (__ARM_PROMISE)((e)?1:0)) J__promise(e) assert(e) P D C:\Keil_v5\ARM\ARMCC\Bin\..\include\ assert.h C:\Keil_v5\ARM\ARMCC\Bin\..\include\assert.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] T U V __SYSINIT_H__ SYSINIT_ASSERT_ACTIVE() SYSINIT_PANIC_ASSERT(rc) assert(rc) SYSINIT_PANIC_ASSERT_MSG(rc,msg) assert(rc) ..\..\..\..\host\nimble\porting\nimble\include\ C:\Keil_v5\ARM\ARMCC\Bin\..\include\ sysinit/sysinit.h assert.h ô
|
..\..\..\..\host\nimble\porting\nimble\include\sysinit/sysinit.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git-ble\BLE_PAN1070\01_SDK\nimble\samples\bluetooth\ble_central_periph_ota\keil_107x X Y Z __bool_true_false_are_defined 1 __ARMCLIB_VERSION 5060037 bool _Bool true 1 false 0 P E C:\Keil_v5\ARM\ARMCC\Bin\..\include\ stdbool.h C:\Keil_v5\ARM\ARMCC\Bin\..\include\stdbool.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] \ ] ^ __stddef_h __ARMCLIB_VERSION 5060037 __STDDEF_DECLS __CLIBNS __CLIBNS SNULL TNULL 0 [offsetof(t,memb) ((__CLIBNS size_t)__INTADDR__(&(((t *)0)->memb))) h ^ C:\Keil_v5\ARM\ARMCC\Bin\..\include\ stddef.h inttypes.h string.h C:\Keil_v5\ARM\ARMCC\Bin\..\include\stddef.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] int long double unsigned short unsigned int Pptrdiff_t &Pmax_align_t _Pwchar_t Ò Psize_t ² , ` a b c __stdio_h __ARMCLIB_VERSION 5060037 "_ARMABI __declspec(__nothrow) %__STDIO_DECLS '__CLIBNS -__CLIBNS <NULL =NULL 0 g_SYS_OPEN 16 ¥stdin (&__CLIBNS __stdin) §stdout (&__CLIBNS __stdout) ©stderr (&__CLIBNS __stderr) ¬_IOFBF 0x100 _IOLBF 0x200 ®_IONBF 0x400 ±BUFSIZ (512) ³FOPEN_MAX _SYS_OPEN ¹FILENAME_MAX 256 ¾L_tmpnam FILENAME_MAX ÄTMP_MAX 256 ÌEOF (-1) ÒSEEK_SET 0 ÓSEEK_CUR 1 ÔSEEK_END 2 Ú_IOBIN 0x04 Ü__STDIN_BUFSIZ (64) Ý__STDOUT_BUFSIZ (64) Þ__STDERR_BUFSIZ (16) ¿getchar() getc(stdin) àputchar(c) putc(c, stdout) X O C:\Keil_v5\ARM\ARMCC\Bin\..\include\ stdio.h string.h ¸ C:\Keil_v5\ARM\ARMCC\Bin\..\include\stdio.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] unsigned int unsigned long long )â__fpos_t_struct __pos # __mbstate # P__va_list T F Pfpos_t ¯ a-__FILE PFILE lq__stdin q__stdout q__stderr " q__aeabi_stdin Cq__aeabi_stdout Cq__aeabi_stderr CPsize_t ,*¸ __state1 # __state2 # l ¼ __stdin % __stdout 4 __stderr G __aeabi_stdin [ __aeabi_stdout p __aeabi_stderr e f g __stdlib_h __ARMCLIB_VERSION 5060037 __LONGLONG long long _ARMABI __declspec(__nothrow) _ARMABI_PURE __declspec(__nothrow) __attribute__((const)) _ARMABI_NORETURN __declspec(__nothrow) __declspec(__noreturn) _ARMABI_THROW !__STDLIB_DECLS )__USE_C99_STDLIB 1 -__CLIBNS 4__CLIBNS GNULL HNULL 0 mEXIT_FAILURE 1 oEXIT_SUCCESS 0 RAND_MAX 0x7fffffff MB_CUR_MAX ( __aeabi_MB_CUR_MAX() ) ¥__fpsr_IXE 0x100000 ¦__fpsr_UFE 0x80000 §__fpsr_OFE 0x40000 ¨__fpsr_DZE 0x20000 ©__fpsr_IOE 0x10000 «__fpsr_IXC 0x10 ¬__fpsr_UFC 0x8 __fpsr_OFC 0x4 ®__fpsr_DZC 0x2 ¯__fpsr_IOC 0x1 ý__LONGLONG h ^ C:\Keil_v5\ARM\ARMCC\Bin\..\include\ stdlib.h inttypes.h string.h Ä C:\Keil_v5\ARM\ARMCC\Bin\..\include\stdlib.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] int long long long uvoid char unsigned int unsigned short Pdiv_t ¡\))ldiv_t quot # rem # Pldiv_t ã ^/)¸lldiv_t quot # rem # Plldiv_t a2)í_rand_state äá 8 __x X# )_ANSI_rand_state __x # N§ %§%¯V "¦ ¬ "«"P__heapprt ³ò)ò__sdiv32by16 quot # rem # P__sdiv32by16 Éÿ0)°__udiv32by16 quot ´ # rem ´ # P__udiv32by16 9)î__sdiv64by32 rem # quot # P__sdiv64by32 E0Pwchar_t Ä Ò Psize_t ´ ,)Ãdiv_t quot # rem # i j k __CMSIS_VERSION_H #__CM_CMSIS_VERSION_MAIN ( 5U) $__CM_CMSIS_VERSION_SUB ( 3U) %__CM_CMSIS_VERSION ((__CM_CMSIS_VERSION_MAIN << 16U) | __CM_CMSIS_VERSION_SUB ) x l ..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\cmsis\include\ cmsis_version.h
|
..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\cmsis\include\cmsis_version.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git-ble\BLE_PAN1070\01_SDK\nimble\samples\bluetooth\ble_central_periph_ota\keil_107x m n o __CMSIS_ARMCC_H $__ARM_ARCH_6M__ 1 9__ASM __asm <__INLINE __inline ?__STATIC_INLINE static __inline B__STATIC_FORCEINLINE static __forceinline E__NO_RETURN __declspec(noreturn) H__USED __attribute__((used)) K__WEAK __attribute__((weak)) N__PACKED __attribute__((packed)) Q__PACKED_STRUCT __packed struct T__PACKED_UNION __packed union W__UNALIGNED_UINT32(x) (*((__packed uint32_t *)(x))) Z__UNALIGNED_UINT16_WRITE(addr,val) ((*((__packed uint16_t *)(addr))) = (val)) ]__UNALIGNED_UINT16_READ(addr) (*((const __packed uint16_t *)(addr))) `__UNALIGNED_UINT32_WRITE(addr,val) ((*((__packed uint32_t *)(addr))) = (val)) c__UNALIGNED_UINT32_READ(addr) (*((const __packed uint32_t *)(addr))) f__ALIGNED(x) __attribute__((aligned(x))) i__RESTRICT __restrict l__COMPILER_BARRIER() __memory_changed() r__PROGRAM_START __main v__INITIAL_SP Image$$ARM_LIB_STACK$$ZI$$Limit z__STACK_LIMIT Image$$ARM_LIB_STACK$$ZI$$Base ~__VECTOR_TABLE __Vectors __VECTOR_TABLE_ATTRIBUTE __attribute((used, section("RESET"))) __NOP __nop §__WFI __wfi ¯__WFE __wfe ¶__SEV __sev ¿__ISB() do { __schedule_barrier(); __isb(0xF); __schedule_barrier(); } while (0U) Ê__DSB() do { __schedule_barrier(); __dsb(0xF); __schedule_barrier(); } while (0U) Õ__DMB() do { __schedule_barrier(); __dmb(0xF); __schedule_barrier(); } while (0U) â__REV __rev __ROR __ror __BKPT(value) __breakpoint(value) ¹__CLZ __clz t j ..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\cmsis\include\ cmsis_armcc.h ü
|
..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\cmsis\include\cmsis_armcc.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git-ble\BLE_PAN1070\01_SDK\nimble\samples\bluetooth\ble_central_periph_ota\keil_107x ;É__get_CONTROL Y a__result Y Y__regControl Y P <«__set_CONTROL $Y control Y__regControl Y P ;¾·__get_IPSR Y a__result Y Y__regIPSR Y P ;ùÃ__get_APSR Y a__result Y Y__regAPSR Y P ;´Ï__get_xPSR Y a__result Y Y__regXPSR Y P ;ýÛ__get_PSP Y a__result Y Y__regProcessStackPointer Y P <Æç__set_PSP $Y topOfProcStack Y__regProcessStackPointer Y P ;ó__get_MSP Y a__result Y Y__regMainStackPointer Y P <Òÿ__set_MSP $Y topOfMainStack Y__regMainStackPointer Y P ;__get_PRIMASK Y a__result Y Y__regPriMask Y P <Í__set_PRIMASK $Y priMask Y__regPriMask Y P ;÷ö__get_FPSCR Y a__result Y <__set_FPSCR $Y fpscr ;Þ¡9__RBIT Y $Y value a__result Y \result Y \s Y ;« ý8__SSAT $ val $Y sat a__result ª \max «\min « ;ö 9__USAT Y $ val $Y sat a__result Y õ \max ö Y q r s __CMSIS_COMPILER_H " ¸ ¯ ..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\cmsis\include\ C:\Keil_v5\ARM\ARMCC\Bin\..\include\ cmsis_compiler.h stdint.h cmsis_armcc.h
|
..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\cmsis\include\cmsis_compiler.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git-ble\BLE_PAN1070\01_SDK\nimble\samples\bluetooth\ble_central_periph_ota\keil_107x u v w __CORE_CM0_H_GENERIC "?B__CM0_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN) C__CM0_CMSIS_VERSION_SUB (__CM_CMSIS_VERSION_SUB) D__CM0_CMSIS_VERSION ((__CM0_CMSIS_VERSION_MAIN << 16U) | __CM0_CMSIS_VERSION_SUB ) G__CORTEX_M (0U) L__FPU_USED 0U s__CORE_CM0_H_DEPENDANT ¢__I volatile const ¤__O volatile ¥__IO volatile ¨__IM volatile const ©__OM volatile ª__IOM volatile ÕAPSR_N_Pos 31U ÖAPSR_N_Msk (1UL << APSR_N_Pos) ØAPSR_Z_Pos 30U ÙAPSR_Z_Msk (1UL << APSR_Z_Pos) ÛAPSR_C_Pos 29U ÜAPSR_C_Msk (1UL << APSR_C_Pos) ÞAPSR_V_Pos 28U ßAPSR_V_Msk (1UL << APSR_V_Pos) ðIPSR_ISR_Pos 0U ñIPSR_ISR_Msk (0x1FFUL ) xPSR_N_Pos 31U xPSR_N_Msk (1UL << xPSR_N_Pos) xPSR_Z_Pos 30U xPSR_Z_Msk (1UL << xPSR_Z_Pos) xPSR_C_Pos 29U xPSR_C_Msk (1UL << xPSR_C_Pos) xPSR_V_Pos 28U xPSR_V_Msk (1UL << xPSR_V_Pos) xPSR_T_Pos 24U xPSR_T_Msk (1UL << xPSR_T_Pos) xPSR_ISR_Pos 0U xPSR_ISR_Msk (0x1FFUL ) ªCONTROL_SPSEL_Pos 1U «CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos) ãSCB_CPUID_IMPLEMENTER_Pos 24U äSCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) æSCB_CPUID_VARIANT_Pos 20U çSCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) éSCB_CPUID_ARCHITECTURE_Pos 16U êSCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) ìSCB_CPUID_PARTNO_Pos 4U íSCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) ïSCB_CPUID_REVISION_Pos 0U ðSCB_CPUID_REVISION_Msk (0xFUL ) óSCB_ICSR_NMIPENDSET_Pos 31U ôSCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos) öSCB_ICSR_PENDSVSET_Pos 28U ÷SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) ùSCB_ICSR_PENDSVCLR_Pos 27U úSCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) üSCB_ICSR_PENDSTSET_Pos 26U ýSCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) ÿSCB_ICSR_PENDSTCLR_Pos 25U SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) SCB_ICSR_ISRPREEMPT_Pos 23U SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos)
SCB_ICSR_ISRPENDING_Pos 22U SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) SCB_ICSR_VECTPENDING_Pos 12U SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) SCB_ICSR_VECTACTIVE_Pos 0U SCB_ICSR_VECTACTIVE_Msk (0x1FFUL ) SCB_AIRCR_VECTKEY_Pos 16U SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) SCB_AIRCR_VECTKEYSTAT_Pos 16U SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) SCB_AIRCR_ENDIANESS_Pos 15U SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) SCB_AIRCR_SYSRESETREQ_Pos 2U SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) SCB_AIRCR_VECTCLRACTIVE_Pos 1U SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) SCB_SCR_SEVONPEND_Pos 4U SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) ¢SCB_SCR_SLEEPDEEP_Pos 2U £SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) ¥SCB_SCR_SLEEPONEXIT_Pos 1U ¦SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) ©SCB_CCR_STKALIGN_Pos 9U ªSCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos) ¬SCB_CCR_UNALIGN_TRP_Pos 3U SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) °SCB_SHCSR_SVCALLPENDED_Pos 15U ±SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) ÉSysTick_CTRL_COUNTFLAG_Pos 16U ÊSysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) ÌSysTick_CTRL_CLKSOURCE_Pos 2U ÍSysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) ÏSysTick_CTRL_TICKINT_Pos 1U ÐSysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) ÒSysTick_CTRL_ENABLE_Pos 0U ÓSysTick_CTRL_ENABLE_Msk (1UL ) ÖSysTick_LOAD_RELOAD_Pos 0U ×SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL ) ÚSysTick_VAL_CURRENT_Pos 0U ÛSysTick_VAL_CURRENT_Msk (0xFFFFFFUL ) ÞSysTick_CALIB_NOREF_Pos 31U ßSysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) áSysTick_CALIB_SKEW_Pos 30U âSysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) äSysTick_CALIB_TENMS_Pos 0U åSysTick_CALIB_TENMS_Msk (0xFFFFFFUL ) _VAL2FLD(field,value) (((uint32_t)(value) << field ## _Pos) & field ## _Msk) _FLD2VAL(field,value) (((uint32_t)(value) & field ## _Msk) >> field ## _Pos) SCS_BASE (0xE000E000UL) SysTick_BASE (SCS_BASE + 0x0010UL) NVIC_BASE (SCS_BASE + 0x0100UL) SCB_BASE (SCS_BASE + 0x0D00UL) SCB ((SCB_Type *) SCB_BASE ) SysTick ((SysTick_Type *) SysTick_BASE ) NVIC ((NVIC_Type *) NVIC_BASE ) ¿NVIC_SetPriorityGrouping __NVIC_SetPriorityGrouping ÀNVIC_GetPriorityGrouping __NVIC_GetPriorityGrouping ÁNVIC_EnableIRQ __NVIC_EnableIRQ ÂNVIC_GetEnableIRQ __NVIC_GetEnableIRQ ÃNVIC_DisableIRQ __NVIC_DisableIRQ ÄNVIC_GetPendingIRQ __NVIC_GetPendingIRQ ÅNVIC_SetPendingIRQ __NVIC_SetPendingIRQ ÆNVIC_ClearPendingIRQ __NVIC_ClearPendingIRQ ÈNVIC_SetPriority __NVIC_SetPriority ÉNVIC_GetPriority __NVIC_GetPriority ÊNVIC_SystemReset __NVIC_SystemReset ÓNVIC_SetVector __NVIC_SetVector ÔNVIC_GetVector __NVIC_GetVector ×NVIC_USER_IRQ_OFFSET 16 ÛEXC_RETURN_HANDLER (0xFFFFFFF1UL) ÜEXC_RETURN_THREAD_MSP (0xFFFFFFF9UL) ÝEXC_RETURN_THREAD_PSP (0xFFFFFFFDUL) â_BIT_SHIFT(IRQn) ( ((((uint32_t)(int32_t)(IRQn)) ) & 0x03UL) * 8UL) ã_SHP_IDX(IRQn) ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >> 2UL) ) ä_IP_IDX(IRQn) ( (((uint32_t)(int32_t)(IRQn)) >> 2UL) ) æ__NVIC_SetPriorityGrouping(X) (void)(X) ç__NVIC_GetPriorityGrouping() (0U) È ¿ ..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\cmsis\include\ C:\Keil_v5\ARM\ARMCC\Bin\..\include\ core_cm0.h stdint.h cmsis_version.h cmsis_compiler.h ð
|
..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\cmsis\include\core_cm0.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git-ble\BLE_PAN1070\01_SDK\nimble\samples\bluetooth\ble_central_periph_ota\keil_107x *Ù!_reserved0 Y # !V Y # !C Y # !Z Y # !N Y # Sì b w Y PAPSR_Type YÒ*ª!ISR Y # !_reserved0 Y # S½ b ~ w Y PIPSR_Type ªí*Ø!ISR Y # !_reserved0 Y # !T Y # !_reserved1 Y # !V Y # !C Y # !Z Y # !N Y # Së b Ï w Y PxPSR_Type X
*Â!_reserved0 Y # !SPSEL Y # !_reserved1 Y # SÕ b } w Y PCONTROL_Type §*ë øë ISER ï# Y RESERVED0 #©ë ICER #ÁY RESERVED1 6#Üë ISPR S#ôY RESERVED2 i#ë ICPR #§Y RESERVED3 #ÄY ? RESERVED4 ¹#ßë IP Ö# tY PNVIC_Type êÆ* ( CPUID # ICSR ë# RESERVED0 Y # AIRCR ë# SCR ë# CCR ë# RESERVED1 Y #òë SHP i# SHCSR ë#$ Y tPSCB_Type à*Û CTRL ë# LOAD ë# VAL ë# CALIB # PSysTick_Type ¦Æ<
|
ï__NVIC_EnableIRQ $ IRQn ;Ò
|
__NVIC_GetEnableIRQ Y $ IRQn a__result Y <ø
|
__NVIC_DisableIRQ $ IRQn ;¶ ¨__NVIC_GetPendingIRQ Y $ IRQn a__result Y <ß »__NVIC_SetPendingIRQ $ IRQn < Ê__NVIC_ClearPendingIRQ $ IRQn <À Ü__NVIC_SetPriority $ IRQn $Y priority ;ü ô__NVIC_GetPriority Y $ IRQn a__result Y ;±NVIC_EncodePriority Y $Y PriorityGroup $Y PreemptPriority $Y SubPriority a__result Y \PriorityGroupTmp Y \PreemptPriorityBits Y \SubPriorityBits Y <Þ¨NVIC_DecodePriority $Y Priority $Y PriorityGroup $äpPreemptPriority $äpSubPriority \PriorityGroupTmp Y \PreemptPriorityBits Y \SubPriorityBits Y "Y Þ<¨À__NVIC_SetVector $ IRQn $Y vector \vectors Y ;ðÐ__NVIC_GetVector Y $ IRQn a__result Y \vectors Y <Û"__NVIC_SystemReset ;¹üSCB_GetFPUType Y a__result Y ;òSysTick_Config Y $Y ticks a__result Y y z { | __SYSTEM_PANSERIES_H__ __PAN_STRINGIFY(x) #x PAN_STRINGIFY(s) __PAN_STRINGIFY(s) __PAN_CONCAT(x,y) x ## y PAN_CONCAT(x,y) __PAN_CONCAT(x, y) #__PAN_COND_CODE_1(_flag,_if_1_code,_else_code) __PAN_COND_CODE(_AAAAA ## _flag, _if_1_code, _else_code) %__PAN_COND_CODE_0(_flag,_if_0_code,_else_code) __PAN_COND_CODE(_BBBBB ## _flag, _if_0_code, _else_code) '_AAAAA1 _ZZZZZ, (_BBBBB0 _ZZZZZ, )__PAN_COND_CODE(one_or_two_args,_if_code,_else_code) __PAN_GET_ARG2_DEBRACKET(one_or_two_args _if_code, _else_code) -__PAN_GET_ARG2_DEBRACKET(ignore_this,val,__VA_ARGS__...) __PAN_DEBRACKET val /__PAN_DEBRACKET(__VA_ARGS__...) __VA_ARGS__ @PAN_COND_CODE_1(_flag,_if_1_code,_else_code) __PAN_COND_CODE_1(_flag, _if_1_code, _else_code) PPAN_COND_CODE_0(_flag,_if_0_code,_else_code) __PAN_COND_CODE_0(_flag, _if_0_code, _else_code) ¸ ® ..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\device\Include\ C:\Keil_v5\ARM\ARMCC\Bin\..\include\ system_PanSeries.h stdint.h stdbool.h
|
..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\device\Include\system_PanSeries.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git-ble\BLE_PAN1070\01_SDK\nimble\samples\bluetooth\ble_central_periph_ota\keil_107x float _Bool *º°: rsvd0 %# !pmu_vbg_trim : # !rsvd1 : # !pmu_vbg_volt_l : # pmu_vbg_volt_h : # !hp_ldo_trim : # !hp_ldo_volt_l : # hp_ldo_volt_h : #!!lph_ldo_trim : #"!lph_ldo_volt_l : #" lph_ldo_volt_h : ##!lpl_ldo_trim : #$!lpl_ldo_volt_l : #$ lpl_ldo_volt_h : #%!flash_ldo_trim : #&!rsvd2 : #&!flash_ldo_volt_l : #& flash_ldo_volt_h : #'!ana_ldo_trim : #(!rffe_ldo_trim : #( !fsyn_ldo_trim : #)!adc_ldo_trim : #) !vco_ldo_trim : #*!ipoly_trim : #*!rsvd3 : #* !bod_vref_trim : #+!rsvd4 : #+!bod_vref_volt_l : #+ bod_vref_volt_h : #, rsvd5 : #-!xtl_core : #.!xth_icore : #.!rch_bias : #.!dpll_vco_freq_trim : #. !dpll_kvco_ctrl : #/!dpll_icp_ctrl : #/!dpll_icp_bias : #/!rsvd6 : #/ !adc_vbg_1v20_trim : #0!ptat_temp_trim : #0 adc_vbg_1v20_volt I #1 rch_trim : #3 rch_freq Y #4!rcl_coarse_trim : #8!lph_ldo_vref_trim : #8!rsvd7 : #8 rcl_fine_trim : #9 rcl_freq I #: analog_temp_volt I #<Ê : rsvd_0x3e ¿#> analog_0p6v_volt I #H : rsvd8 õ#J!buck_imax_cal_trim : #T!rsvd9 : #T !buck_zero_cal_trim : #U!rsvd10 : #U !buck_out_trim : #V!rsvd11 : #V buck_vout_volt I #W adc_vdd_k I #Y adc_vdd_b ÿ #[ adc_vbg_k I #\ adc_vbg_b #^ adc_temp_volt I #` current_temp_value #b battery_trim : #dÕ: rsvd12 J#eî: uid c#l chip_info : #u cp_version : #v ft_version : #w cp_pass_flag : #x ft_pass_flag : #y cp_checksum : #z ft_checksum : #{: user_rw_data
|
#|´: mac_addr )# xth_xocap_a # xth_xocap_m # xth_xocap_n # xth_xocap_trim : # xtl_xocap_a # xtl_xocap_m # xtl_xocap_n # xtl_xocap_trim : #øn
|
adc_vbg_kb ï# adc_vbat_k I #¼ adc_vbat_b #¾ adc_vbat_dtemp_k #À adc_vbat_dtemp_b #Â adc_temp_k #Ä adc_ctrl2 Y #È adc_extsmpt Y #Ì xth_fix_code1 : #Ð xth_fix_code2 : #Ñ xtl_fix_code1 : #Ò xtl_fix_code2 : #Ó: * rsvd13
|
#Ô ft_checksum2 : #ÿ Rî_otp_struct ×: ÿ d8 K
|
m â
|
m_v2 PADC_VBG_KB_T «
|
XPOTP_STRUCT_T :
|
qisFtDataValid )â_adc_vbg_kb adc_vbg_k I # adc_vbg_b # *#ò: rsvd0 ç
|
# !pmu_vbg_trim : # !rsvd1 : # !pmu_vbg_volt_l : # pmu_vbg_volt_h : # !hp_ldo_trim : # !hp_ldo_volt_l : # hp_ldo_volt_h : #!!lph_ldo_trim : #"!lph_ldo_volt_l : #" lph_ldo_volt_h : ##!lpl_ldo_trim : #$!lpl_ldo_volt_l : #$ lpl_ldo_volt_h : #%!flash_ldo_trim : #&!rsvd2 : #&!flash_ldo_volt_l : #& flash_ldo_volt_h : #'!ana_ldo_trim : #(!rffe_ldo_trim : #( !fsyn_ldo_trim : #)!adc_ldo_trim : #) !vco_ldo_trim : #*!ipoly_trim : #*!rsvd3 : #* !bod_vref_trim : #+!rsvd4 : #+!bod_vref_volt_l : #+ bod_vref_volt_h : #,!adc_vbg_1v17_trim : #-!rsvd5 : #- adc_vbg_1v17_volt I #.!adc_vbg_1v20_trim : #0!rsvd6 : #0 adc_vbg_1v20_volt I #1 rch_trim : #3 rch_freq Y #4!rcl_coarse_trim : #8!rsvd7 : #8 rcl_fine_trim : #9 rcl_freq I #: xth_xocap_a #< xth_xocap_m #@ xth_xocap_n #D xtl_xocap_a #H xtl_xocap_m #L xtl_xocap_n #P!buck_imax_cal_trim : #T!rsvd8 : #T !buck_zero_cal_trim : #U!rsvd9 : #U !buck_out_trim : #V!rsvd10 : #V buck_vout_volt I #W adc_vdd_k I #Y adc_vdd_b ÿ #[ adc_vbg_k I #\ adc_vbg_b #^ adc_temp_volt I #` current_temp_value #b battery_trim : #d!pa_power_calib_trim_6dbm : #e!pa_power_calib_trim_0dbm : #e ¿!: mac_addr ´#fÚ!: uid Ï#l chip_info : #u cp_version : #v ft_version : #w cp_pass_flag : #x ft_pass_flag : #y cp_checksum : #z ft_checksum : #{#: user_rw_data v#|
|
isFtDataValid ~ __PAN_SYS_LOG_H__ DBG_ON 0 INFO_ON 1 WARN_ON 1 ERR_ON 1 TEST_ON 1 ASSERT_ON 1 SYS_ABORT() do { } while (1) !LOG(flags,__VA_ARGS__...) do { if (flags) printf(__VA_ARGS__); } while (0) 'SYS_DBG(fmt,__VA_ARGS__...) LOG(DBG_ON, "[SYS DBG] %s:%s():%d, " fmt, __FILE__, __FUNCTION__, __LINE__, ## __VA_ARGS__) (SYS_INFO(fmt,__VA_ARGS__...) LOG(INFO_ON, "[SYS INFO] %s:%s():%d, " fmt, __FILE__, __FUNCTION__, __LINE__, ## __VA_ARGS__) )SYS_WARN(fmt,__VA_ARGS__...) LOG(WARN_ON, "[SYS WARN] %s:%s():%d, " fmt, __FILE__, __FUNCTION__, __LINE__, ## __VA_ARGS__) *SYS_TEST(__VA_ARGS__...) LOG(TEST_ON, __VA_ARGS__) ,SYS_ERR(fmt,__VA_ARGS__...) do { LOG(ERR_ON, "[SYS ERR] %s:%s():%d, "fmt, __FILE__, __FUNCTION__, __LINE__, ## __VA_ARGS__); if (ERR_ON) SYS_ABORT(); } while (0) 5SYS_ASSERT(expr) ((expr) ? (void)0u : SYS_AssertError((uint8_t*)__FILE__, __LINE__, (uint8_t*)(#expr))) ° § ..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\device\Include\ C:\Keil_v5\ARM\ARMCC\Bin\..\include\ pan_sys_log.h stdio.h stdint.h
|
..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\device\Include\pan_sys_log.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git-ble\BLE_PAN1070\01_SDK\nimble\samples\bluetooth\ble_central_periph_ota\keil_107x __PAN_SYS_H__ SYS_MFP_TYPE_Msk(bit) (1UL << ((bit) +16)) !SYS_MFP_ALT_Msk(bit) (1UL << ((bit) + 8)) "SYS_MFP_MFP_Msk(bit) (1UL << ((bit) )) $SYS_MFP_GPIO 0x00000000UL 'SYS_MFP_P00_GPIO 0x00000000UL (SYS_MFP_P00_SWD_CLK 0x00000001UL )SYS_MFP_P00_UART1_RX 0x00000100UL *SYS_MFP_P00_I2C0_SCL 0x00000101UL +SYS_MFP_P00_SPI0_CLK 0x00010000UL ,SYS_MFP_P00_LL_DBG_14 0x00010001UL -SYS_MFP_P00_MDM_DBG_11 0x00010100UL .SYS_MFP_P00_RESERVED 0x00010101UL /SYS_MFP_P00_Msk 0x00010101UL 1SYS_MFP_P01_GPIO 0x00000000UL 2SYS_MFP_P01_SWD_DAT 0x00000002UL 3SYS_MFP_P01_UART1_TX 0x00000200UL 4SYS_MFP_P01_I2C0_SDA 0x00000202UL 5SYS_MFP_P01_SPI0_CS 0x00020000UL 6SYS_MFP_P01_LL_DBG_15 0x00020002UL 7SYS_MFP_P01_MDM_DBG_12 0x00020200UL 8SYS_MFP_P01_RESERVED 0x00020202UL 9SYS_MFP_P01_Msk 0x00020202UL ;SYS_MFP_P02_GPIO 0x00000000UL <SYS_MFP_P02_UART0_CTS 0x00000004UL =SYS_MFP_P02_SPI1_MISO 0x00000400UL >SYS_MFP_P02_PWM_CH3 0x00000404UL ?SYS_MFP_P02_UART1_CTS 0x00040000UL @SYS_MFP_P02_LL_DBG_8 0x00040004UL ASYS_MFP_P02_MDM_DBG_19 0x00040400UL BSYS_MFP_P02_RESERVED 0x00040404UL CSYS_MFP_P02_Msk 0x00040404UL ESYS_MFP_P03_GPIO 0x00000000UL FSYS_MFP_P03_UART0_CTS 0x00000008UL GSYS_MFP_P03_SPI0_CS 0x00000800UL HSYS_MFP_P03_PWM_CH2 0x00000808UL ISYS_MFP_P03_TIMER0_CNT_OUT 0x00080000UL JSYS_MFP_P03_LL_DBG_8 0x00080008UL KSYS_MFP_P03_MDM_DBG_5 0x00080800UL LSYS_MFP_P03_RESERVED 0x00080808UL MSYS_MFP_P03_Msk 0x00080808UL OSYS_MFP_P04_GPIO 0x00000000UL PSYS_MFP_P04_UART0_RTS 0x00000010UL QSYS_MFP_P04_SPI0_CLK 0x00001000UL RSYS_MFP_P04_PWM_CH3 0x00001010UL SSYS_MFP_P04_TIMER0_EXT 0x00100000UL TSYS_MFP_P04_LL_DBG_9 0x00100010UL USYS_MFP_P04_MDM_DBG_6 0x00101000UL VSYS_MFP_P04_RESERVED 0x00101010UL WSYS_MFP_P04_Msk 0x00101010UL YSYS_MFP_P05_GPIO 0x00000000UL ZSYS_MFP_P05_UART0_TX 0x00000020UL [SYS_MFP_P05_SPI0_MISO 0x00002000UL \SYS_MFP_P05_PWM_CH4 0x00002020UL ]SYS_MFP_P05_EXT_STADC 0x00200000UL ^SYS_MFP_P05_LL_DBG_12 0x00200020UL _SYS_MFP_P05_MDM_DBG_9 0x00202000UL `SYS_MFP_P05_RESERVED 0x00202020UL aSYS_MFP_P05_Msk 0x00202020UL cSYS_MFP_P06_GPIO 0x00000000UL dSYS_MFP_P06_UART0_RX 0x00000040UL eSYS_MFP_P06_SPI0_MISO 0x00004000UL fSYS_MFP_P06_PWM_CH5 0x00004040UL gSYS_MFP_P06_TIMER1_EXT 0x00400000UL hSYS_MFP_P06_LL_DBG_13 0x00400040UL iSYS_MFP_P06_MDM_DBG_3 0x00404000UL jSYS_MFP_P06_AHB_CLK 0x00404040UL kSYS_MFP_P06_Msk 0x00404040UL mSYS_MFP_P07_GPIO 0x00000000UL nSYS_MFP_P07_UART1_RX 0x00000080UL oSYS_MFP_P07_I2C0_SCL 0x00008000UL pSYS_MFP_P07_SPI0_MOSI 0x00008080UL qSYS_MFP_P07_PWM_CH0 0x00800000UL rSYS_MFP_P07_LL_DBG_10 0x00800080UL sSYS_MFP_P07_MDM_DBG_7 0x00808000UL tSYS_MFP_P07_RESERVED 0x00808080UL uSYS_MFP_P07_Msk 0x00808080UL xSYS_MFP_P10_GPIO 0x00000000UL ySYS_MFP_P10_UART1_TX 0x00000001UL zSYS_MFP_P10_I2C0_SDA 0x00000100UL {SYS_MFP_P10_SPI0_MISO 0x00000101UL |SYS_MFP_P10_PWM_CH5 0x00010000UL }SYS_MFP_P10_LL_DBG_11 0x00010001UL ~SYS_MFP_P10_MDM_DBG_8 0x00010100UL SYS_MFP_P10_RESERVED 0x00010101UL SYS_MFP_P10_Msk 0x00010101UL SYS_MFP_P11_GPIO 0x00000000UL SYS_MFP_P11_UART1_RTS 0x00000002UL SYS_MFP_P11_SPI0_MOSI 0x00000200UL
SYS_MFP_P11_PWM_CH7 0x00000202UL SYS_MFP_P11_CLK_32K 0x00020000UL SYS_MFP_P11_LL_DBG_9 0x00020002UL SYS_MFP_P11_MDM_DBG_0 0x00020200UL SYS_MFP_P11_UART0_TX 0x00020202UL SYS_MFP_P11_Msk 0x00020202UL SYS_MFP_P12_GPIO 0x00000000UL SYS_MFP_P12_UART0_RX 0x00000004UL SYS_MFP_P12_PWM_CH4 0x00000400UL SYS_MFP_P12_TIMER0_CNT_OUT 0x00000404UL SYS_MFP_P12_UART1_TX 0x00040000UL SYS_MFP_P12_LL_DBG_4 0x00040004UL SYS_MFP_P12_MDM_DBG_17 0X00040400UL SYS_MFP_P12_SPI0_MISO 0x00040404UL SYS_MFP_P12_Msk 0x00040404UL SYS_MFP_P13_GPIO 0x00000000UL SYS_MFP_P13_UART0_RTS 0x00000008UL SYS_MFP_P13_I2C0_SDA 0x00000800UL SYS_MFP_P13_PWM_CH3 0x00000808UL SYS_MFP_P13_LL_DBG_3 0x00080000UL SYS_MFP_P13_MDM_DBG_16 0x00080008UL SYS_MFP_P13_SPI1_CS 0x00080800UL SYS_MFP_P13_SPI0_CS 0x00080808UL SYS_MFP_P13_Msk 0x00080808UL SYS_MFP_P14_GPIO 0x00000000UL ¡SYS_MFP_P14_UART0_CTS 0x00000010UL ¢SYS_MFP_P14_I2C0_SCL 0x00001000UL £SYS_MFP_P14_PWM_CH2 0x00001010UL ¤SYS_MFP_P14_LL_DEBUG_2 0x00100000UL ¥SYS_MFP_P14_MDM_DBG_15 0x00100010UL ¦SYS_MFP_P14_SPI0_CLK 0x00101000UL §SYS_MFP_P14_RESERVED 0x00101010UL ¨SYS_MFP_P14_Msk 0x00101010UL ªSYS_MFP_P15_GPIO 0x00000000UL «SYS_MFP_P15_SPI0_CS 0x00000020UL ¬SYS_MFP_P15_PWM_CH5 0x00002000UL SYS_MFP_P15_TIMER0_EXT 0x00002020UL ®SYS_MFP_P15_UART0_RX 0x00200000UL ¯SYS_MFP_P15_LL_DBG_5 0x00200020UL °SYS_MFP_P15_MDM_DBG_18 0x00202000UL ±SYS_MFP_P15_RESERVED 0x00202020UL ²SYS_MFP_P15_Msk 0x00202020UL ´SYS_MFP_P16_GPIO 0x00000000UL µSYS_MFP_P16_UART0_TX 0x00000040UL ¶SYS_MFP_P16_TIMER2_CNT_OUT 0x00004000UL ·SYS_MFP_P16_PWM_CH0 0x00004040UL ¸SYS_MFP_P16_LL_DBG_0 0x00400000UL ¹SYS_MFP_P16_MDM_DBG_13 0x00400040UL ºSYS_MFP_P16_SPI1_CLK 0x00404000UL »SYS_MFP_P16_I2C0_SCL 0x00404040UL ¼SYS_MFP_P16_Msk 0x00404040UL ¾SYS_MFP_P17_GPIO 0x00000000UL ¿SYS_MFP_P17_UART0_RX 0x00000080UL ÀSYS_MFP_P17_TIMER2_EXT 0x00008000UL ÁSYS_MFP_P17_PWM_CH1 0x00008080UL ÂSYS_MFP_P17_LL_DBG_1 0x00800000UL ÃSYS_MFP_P17_MDM_DBG_14 0x00800080UL ÄSYS_MFP_P17_RCH 0x00808000UL ÅSYS_MFP_P17_RESERVED 0x00808080UL ÆSYS_MFP_P17_Msk 0x00808080UL ÉSYS_MFP_P20_GPIO 0x00000000UL ÊSYS_MFP_P20_SPI1_MISO 0x00000001UL ËSYS_MFP_P20_PWM_CH6 0x00000100UL ÌSYS_MFP_P20_TADC_CLK 0x00000101UL ÍSYS_MFP_P20_LL_DBG_6 0x00010000UL ÎSYS_MFP_P20_MDM_DBG_2 0x00010001UL ÏSYS_MFP_P20_XTL_C1_CLK 0x00010100UL ÐSYS_MFP_P20_RESERVED 0x00010101UL ÑSYS_MFP_P20_Msk 0x00010101UL ÓSYS_MFP_P21_GPIO 0x00000000UL ÔSYS_MFP_P21_SPI1_MOSI 0x00000002UL ÕSYS_MFP_P21_PWM_CH7 0x00000200UL ÖSYS_MFP_P21_TADC_VLD 0x00000202UL ×SYS_MFP_P21_LL_DBG_7 0x00020000UL ØSYS_MFP_P21_MDM_DBG_1 0x00020002UL ÙSYS_MFP_P21_XTL_C2_CLK 0x00020200UL ÚSYS_MFP_P21_RESERVED 0x00020202UL ÛSYS_MFP_P21_Msk 0x00020202UL ÝSYS_MFP_P22_GPIO 0x00000000UL ÞSYS_MFP_P22_SPI1_CLK 0x00000004UL ßSYS_MFP_P22_PWM_CH0 0x00000400UL àSYS_MFP_P22_RESERVED 0x00000404UL áSYS_MFP_P22_TADC_DATl 0x00040000UL âSYS_MFP_P22_MDM_DBG_0 0x00040004UL ãSYS_MFP_P22_SPI0_MOSI 0x00040400UL äSYS_MFP_P22_RESERVED1 0x00040404UL åSYS_MFP_P22_Msk 0x00040404UL çSYS_MFP_P23_GPIO 0x00000000UL èSYS_MFP_P23_SPI1_CS 0x00000008UL éSYS_MFP_P23_PWM_CH1 0x00000800UL êSYS_MFP_P23_DPLL_DIV8 0x00000808UL ëSYS_MFP_P23_TADC_DATH 0x00080000UL ìSYS_MFP_P23_MDM_DBG_10 0x00080008UL íSYS_MFP_P23_I2C0_SCL 0x00080800UL îSYS_MFP_P23_RESERVED 0x00080808UL ïSYS_MFP_P23_Msk 0x00080808UL ñSYS_MFP_P24_GPIO 0x00000000UL òSYS_MFP_P24_SPI1_MISO 0x00000010UL óSYS_MFP_P24_UART1_RX 0x00001000UL ôSYS_MFP_P24_PWM_CH2 0x00001010UL õSYS_MFP_P24_TIMER1_CNT_OUT 0x00100000UL öSYS_MFP_P24_MDM_DBG_4 0x00100010UL ÷SYS_MFP_P24_RESERVED 0x00101000UL øSYS_MFP_P24_RESERVED1 0x00101010UL ùSYS_MFP_P24_Msk 0x00101010UL ûSYS_MFP_P25_GPIO 0x00000000UL üSYS_MFP_P25_SPI1_MOSI 0x00000020UL ýSYS_MFP_P25_UART1_TX 0x00002000UL þSYS_MFP_P25_PWM_CH3 0x00002020UL ÿSYS_MFP_P25_MDM_DBG_5 0x00200000UL SYS_MFP_P25_RESERVED 0x00200020UL SYS_MFP_P25_I2C0_SDA 0x00202000UL SYS_MFP_P25_RESERVED1 0x00202020UL SYS_MFP_P25_Msk 0x00202020UL
SYS_MFP_P26_GPIO 0x00000000UL SYS_MFP_P26_UART1_RTS 0x00000040UL SYS_MFP_P26_PWM_CH4 0x00004000UL SYS_MFP_P26_SPI1_CS 0x00004040UL SYS_MFP_P26_MDM_DBG_4 0x00400000UL SYS_MFP_P26_MDM_DBG_10 0x00400040UL SYS_MFP_P26_RESERVED 0x00404000UL SYS_MFP_P26_RESERVED1 0x00404040UL SYS_MFP_P26_Msk 0x00404040UL SYS_MFP_P27_GPIO 0x00000000UL SYS_MFP_P27_UART1_CTS 0x00000080UL SYS_MFP_P27_PWM_CH5 0x00008000UL SYS_MFP_P27_SPI1_CLK 0x00008080UL SYS_MFP_P27_RESERVED 0x00800000UL SYS_MFP_P27_MDM_DBG_20 0x00800080UL SYS_MFP_P27_XTH 0x00808000UL SYS_MFP_P27_RESERVED1 0x00808080UL SYS_MFP_P27_Msk 0x00808080UL SYS_MFP_P30_GPIO 0x00000000UL SYS_MFP_P30_UART1_RX 0x00000001UL SYS_MFP_P30_PWM_CH6 0x00000100UL SYS_MFP_P30_SPI1_MISO 0x00000101UL SYS_MFP_P30_MDM_DBG_10 0x00010000UL SYS_MFP_P30_RESERVED 0x00010001UL SYS_MFP_P30_RESERVED1 0x00010100UL ¡SYS_MFP_P30_RESERVED2 0x00010101UL ¢SYS_MFP_P30_Msk 0x00010101UL ¤SYS_MFP_P31_GPIO 0x00000000UL ¥SYS_MFP_P31_UART1_TX 0x00000002UL ¦SYS_MFP_P31_PWM_CH7 0x00000200UL §SYS_MFP_P31_SPI1_MOSI 0x00000202UL ¨SYS_MFP_P31_RESERVED 0x00020000UL ©SYS_MFP_P31_RESERVED1 0x00020002UL ªSYS_MFP_P31_RESERVED2 0x00020200UL «SYS_MFP_P31_RESERVED3 0x00020202UL ¬SYS_MFP_P31_Msk 0x00020202UL ¶SYS_SET_MFP(Port,Bit,Func) (SYS->Port ## _MFP = (SYS->Port ## _MFP & ~SYS_MFP_ ## Port ## Bit ## _Msk) | SYS_MFP_ ## Port ## Bit ## _ ## Func) p g ..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\device\Include\ pan_sys.h 0
|
..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\device\Include\pan_sys.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git-ble\BLE_PAN1070\01_SDK\nimble\samples\bluetooth\ble_central_periph_ota\keil_107x <ÃSYS_UnlockReg <±ÔSYS_LockReg __PAN_CLK_H__ CLK_APB1_WDTSEL_MILLI_PULSE (0x00010000UL) CLK_APB1_WDTSEL_RCL32K (0x00000000UL) CLK_APB1_WWDTSEL_MILLI_PULSE (0x00000000UL) CLK_APB1_WWDTSEL_RCL32K (0x00020000UL) "CLK_APB1_TMR0SEL_APB1CLK (0x00000000UL) #CLK_APB1_TMR0SEL_RCL32K (0x00040000UL) $CLK_APB1_TMR0SEL_TM0 (0x00080000UL) &CLK_APB2_TMR1SEL_APB2CLK (0x00000000UL) 'CLK_APB2_TMR1SEL_RCL32K (0x00000100UL) (CLK_APB2_TMR1SEL_TM1 (0x00000200UL) *CLK_APB2_TMR2SEL_APB2CLK (0x00000000UL) +CLK_APB2_TMR2SEL_RCL32K (0x00000400UL) ,CLK_APB2_TMR2SEL_TM2 (0x00000800UL) .CLK_APB1_PWM_CH01_SEL_APB (0x00000000UL) /CLK_APB1_PWM_CH01_SEL_CLK32K (0x00100000UL) 0CLK_APB1_PWM_CH23_SEL_APB (0x00000000UL) 1CLK_APB1_PWM_CH23_SEL_CLK32K (0x00200000UL) 2CLK_APB1_PWM_CH45_SEL_APB (0x00000000UL) 3CLK_APB1_PWM_CH45_SEL_CLK32K (0x00400000UL) 4CLK_APB1_PWM_CH67_SEL_APB (0x00000000UL) 5CLK_APB1_PWM_CH67_SEL_CLK32K (0x00800000UL) ;FREQ_1MHZ (1000000) <FREQ_8MHZ (8000000) =FREQ_16MHZ (16000000) >FREQ_25MHZ (25000000) ?FREQ_32MHZ (32000000) @FREQ_48MHZ (48000000) AFREQ_64MHZ (64000000) BFREQ_96MHZ (96000000) CFREQ_50MHZ (50000000) DFREQ_72MHZ (72000000) EFREQ_100MHZ (100000000) LCLK_SYS_SRCSEL_RCH ((uint32_t)0x00000000) MCLK_SYS_SRCSEL_XTH ((uint32_t)0x00000100) NCLK_SYS_SRCSEL_DPLL ((uint32_t)0x00000200) UCLK_DPLL_REF_CLKSEL_RCH ((uint32_t)0x00000000) VCLK_DPLL_REF_CLKSEL_XTH ((uint32_t)0x00000008) WCLK_DPLL_OUT_48M ((uint32_t)0x00000000) XCLK_DPLL_OUT_64M ((uint32_t)0x00000004) `CLK_APB1Periph_I2C0 ((uint32_t)0x00000001) aCLK_APB1Periph_SPI0 ((uint32_t)0x00000002) bCLK_APB1Periph_UART0 ((uint32_t)0x00000008) cCLK_APB1Periph_PWM0_CH01 ((uint32_t)0x00000010) dCLK_APB1Periph_PWM0_CH23 ((uint32_t)0x00000020) eCLK_APB1Periph_PWM0_CH45 ((uint32_t)0x00000040) fCLK_APB1Periph_PWM0_CH67 ((uint32_t)0x00000080) gCLK_APB1Periph_PWM0_EN ((uint32_t)0x00000100) hCLK_APB1Periph_ADC ((uint32_t)0x00000200) iCLK_APB1Periph_WDT ((uint32_t)0x00000400) jCLK_APB1Periph_WWDT ((uint32_t)0x00000800) kCLK_APB1Periph_TMR0 ((uint32_t)0x00001000) lCLK_APB1Periph_MILI_CLK ((uint32_t)0x00002000) mCLK_APB1Periph_All ((uint32_t)0x00003ffb) uCLK_APB2Periph_SPI1 ((uint32_t)0x00000002) vCLK_APB2Periph_UART1 ((uint32_t)0x00000008) wCLK_APB2Periph_TMR1 ((uint32_t)0x00000010) xCLK_APB2Periph_TMR2 ((uint32_t)0x00000020) yCLK_APB2Periph_All ((uint32_t)0x0000003a) CLK_AHBPeriph_DMAC ((uint32_t)0x00000001) CLK_AHBPeriph_GPIO ((uint32_t)0x00000002) CLK_AHBPeriph_SYSTICK ((uint32_t)0x00000004) CLK_AHBPeriph_APB1 ((uint32_t)0x00000008) CLK_AHBPeriph_APB2 ((uint32_t)0x00000010)
CLK_AHBPeriph_AHB ((uint32_t)0x00000020) CLK_AHBPeriph_BLE_32M ((uint32_t)0x00000040) CLK_AHBPeriph_BLE_32K ((uint32_t)0x00000080) CLK_AHBPeriph_ROM ((uint32_t)0x00000400) CLK_AHBPeriph_EFUSE ((uint32_t)0x00000800) CLK_AHBPeriph_USB_AHB ((uint32_t)0x00002000) CLK_AHBPeriph_USB_48M ((uint32_t)0x00004000) CLK_AHBPeriph_All ((uint32_t)0x00006CFF) CLK_DivideSource_Ahb (1) CLK_DivideSource_Apb1 (2) CLK_DivideSource_Apb2 (4) CLK_RCL_SELECT (0) CLK_RCH_SELECT (1) CLK_XTL_SELECT (2) CLK_XTH_SELECT (3) CLK_DPLL_SELECT (4) ¢CLK_STABLE_STATUS_Pos (24) £CLK_STABLE_STATUS_Msk (0x1ul << CLK_STABLE_STATUS_Pos) ¥CLKTRIM_CALC_CLK_SEL_32K (0) ¦CLKTRIM_CALC_CLK_SEL_32M (1) ¨CLKTRIM_QDEC_CLK_SEL_APB (0) ©CLKTRIM_QDEC_CLK_SEL_32K (1) «CLKTRIM_KSCAN_CLK_SEL_APB (0) ¬CLKTRIM_KSCAN_CLK_SEL_32K (1) ³DMA_RST ((0x0<<24) | CLK_IPRST0_DMARST_Pos ) ´LL_RST ((0x0<<24) | CLK_IPRST0_RFRST_Pos ) µEFUSE_RST ((0x0<<24) | CLK_IPRST0_EFUSERST_Pos ) ¶USB_RST ((0x0<<24) | CLK_IPRST0_USBRST_Pos ) ·MDMSTB_RST ((0x0<<24) | CLK_IPRST0_MDMSTDBYRST_Pos ) ¸MDM_RST ((0x0<<24) | CLK_IPRST0_MDMRST_Pos ) ¹I2C0_RST ((0x4<<24) | CLK_IPRST1_I2C0RST_Pos ) ºSPI0_RST ((0x4<<24) | CLK_IPRST1_SPI0RST_Pos ) »SPI1_RST ((0x4<<24) | CLK_IPRST1_SPI1RST_Pos ) ¼UART0_RST ((0x4<<24) | CLK_IPRST1_UART0RST_Pos ) ½UART1_RST ((0x4<<24) | CLK_IPRST1_UART1RST_Pos ) ¾PWM0_RST ((0x4<<24) | CLK_IPRST1_PWM0RST_Pos ) ¿ADC_RST ((0x4<<24) | CLK_IPRST1_ADCRST_Pos ) ÀWDT_RST ((0x4<<24) | CLK_IPRST1_WDTRST_Pos ) ÁWWDT_RST ((0x4<<24) | CLK_IPRST1_WWDTRST_Pos ) ÂTMR0_RST ((0x4<<24) | CLK_IPRST1_TMR0RST_Pos ) ÃTMR1_RST ((0x4<<24) | CLK_IPRST1_TMR1RST_Pos ) ÄTMR2_RST ((0x4<<24) | CLK_IPRST1_TMR2RST_Pos ) ÅGPIO_RST ((0x4<<24) | CLK_IPRST1_GPIORST_Pos ) ÆCLKTRIM_RST ((0x4<<24) | CLK_IPRST1_TRIMRST_Pos ) ÎCLK_BODCTL_BOD_INT_EN (0UL<<CLK_BODCTL_BODRSTEN_Pos_3v) ÏCLK_BODCTL_BOD_RST_EN (1UL<<CLK_BODCTL_BODRSTEN_Pos_3v) ÐCLK_BODCTL_BODSEL_1_75V (0UL<<CLK_BODCTL_BODSEL_Pos_3v) ÑCLK_BODCTL_BODSEL_1_95V (1UL<<CLK_BODCTL_BODSEL_Pos_3v) ÒCLK_BODCTL_BODSEL_2_15V (2UL<<CLK_BODCTL_BODSEL_Pos_3v) ÓCLK_BODCTL_BODSEL_2_35V (3UL<<CLK_BODCTL_BODSEL_Pos_3v) ÔCLK_BODCTL_BODSEL_2_55V (4UL<<CLK_BODCTL_BODSEL_Pos_3v) ÕCLK_BODCTL_BODSEL_2_75V (5UL<<CLK_BODCTL_BODSEL_Pos_3v) ÖCLK_BODCTL_BODSEL_2_95V (6UL<<CLK_BODCTL_BODSEL_Pos_3v) ßCLK_BLDBCTL_BODDBSEL_2POW0 0x00000001UL àCLK_BLDBCTL_BODDBSEL_2POW1 0x00000002UL áCLK_BLDBCTL_BODDBSEL_2POW2 0x00000004UL âCLK_BLDBCTL_BODDBSEL_2POW3 0x00000008UL ãCLK_BLDBCTL_BODDBSEL_2POW4 0x00000010UL äCLK_BLDBCTL_BODDBSEL_2POW5 0x00000020UL ìCLK_BLDBCTL_LVRDBSEL_2POW0 0x00000100UL íCLK_BLDBCTL_LVRDBSEL_2POW1 0x00000200UL îCLK_BLDBCTL_LVRDBSEL_2POW2 0x00000400UL ïCLK_BLDBCTL_LVRDBSEL_2POW3 0x00000800UL ðCLK_BLDBCTL_LVRDBSEL_2POW4 0x00001000UL ñCLK_BLDBCTL_LVRDBSEL_2POW5 0x00002000UL p g ..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\device\Include\ pan_clk.h
|
..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\device\Include\pan_clk.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git-ble\BLE_PAN1070\01_SDK\nimble\samples\bluetooth\ble_central_periph_ota\keil_107x CLK_FLASH_CLKDIV_1 CLK_FLASH_CLKDIV_2 CLK_FLASH_CLKDIV_4 CLK_FLASH_CLKDIV_8 CLK_FLASH_CLKDIV_16 CLK_FLASH_CLKDIV_30 <®øCLK_XthStartupConfig <ÖCLK_HCLKConfig $Y u32ClkDiv <ÿCLK_PCLK1Config $Y u32ClkDiv <¨CLK_PCLK2Config $Y u32ClkDiv <Ò¾CLK_SetDpllOutputFreq $Y freq <üáCLK_EnableClkTrim $å NewState <¤ïCLK_SelectClkTrimSrc $Y src <ÙûCLK_SetClkTrimCalClkDiv $I div \reg Y <CLK_SetFlashClkDiv $: div \reg Y __PAN_ADC_H__ ADC_INPUTRANGE_HIGH (1UL) ADC_INPUTRANGE_LOW (0UL) ADC_CH8_EXT (0UL) ADC_CH8_BGP (ADC_CHEN_CH8SEL_Msk) ADC_CMP0_LESS_THAN (0UL << ADC_CMP0_CMPCOND_Pos) !ADC_CMP1_LESS_THAN (0UL << ADC_CMP1_CMPCOND_Pos) "ADC_CMP0_GREATER_OR_EQUAL_TO (1ul << ADC_CMP0_CMPCOND_Pos) #ADC_CMP1_GREATER_OR_EQUAL_TO (1ul << ADC_CMP1_CMPCOND_Pos) $ADC_TRIGGER_BY_EXT_PIN (0UL << ADC_CTL_HWTRGSEL_Pos) %ADC_TRIGGER_BY_PWM (ADC_CTL_HWTRGSEL_Msk) &ADC_FALLING_EDGE_TRIGGER (0UL << ADC_CTL_HWTRGCOND_Pos) 'ADC_RISING_EDGE_TRIGGER (ADC_CTL_HWTRGCOND_Msk) ,ADC_ADIF_INT (ADC_STATUS_ADIF_Msk) -ADC_CMP0_INT (ADC_STATUS_ADCMPIF0_Msk) .ADC_CMP1_INT (ADC_STATUS_ADCMPIF1_Msk) /ADC_FIFO_FULL_INT (ADC_STATUS_INTFLG_FULL_Msk) 0ADC_FIFO_EMPTY_INT (ADC_STATUS_INTFLG_EMPTY_Msk) 1ADC_FIFO_OVER_INT (ADC_STATUS_INTFLG_OVER_Msk) 2ADC_FIFO_HALF_INT (ADC_STATUS_INTFLG_HALF_Msk) 8ADC_SAMPLE_CLOCK_0 (0UL) 9ADC_SAMPLE_CLOCK_1 (1UL) :ADC_SAMPLE_CLOCK_2 (2UL) ;ADC_SAMPLE_CLOCK_4 (3UL) <ADC_SAMPLE_CLOCK_8 (4UL) =ADC_SAMPLE_CLOCK_16 (5UL) >ADC_SAMPLE_CLOCK_32 (6UL) ?ADC_SAMPLE_CLOCK_64 (7UL) @ADC_SAMPLE_CLOCK_128 (8UL) AADC_SAMPLE_CLOCK_256 (9UL) BADC_SAMPLE_CLOCK_512 (10UL) CADC_SAMPLE_CLOCK_1024 (11UL) DADC_SEQMODE_TYPE_23SHUNT (0UL) EADC_SEQMODE_TYPE_1SHUNT (1UL) FADC_SEQMODE_MODESELECT_CH01 (0UL) GADC_SEQMODE_MODESELECT_CH12 (1UL) HADC_SEQMODE_MODESELECT_CH02 (2UL) IADC_SEQMODE_MODESELECT_ONE (3UL) JADC_SEQMODE_PWM0_RISING (0UL) KADC_SEQMODE_PWM0_CENTER (1UL) LADC_SEQMODE_PWM0_FALLING (2UL) MADC_SEQMODE_PWM0_PERIOD (3UL) NADC_SEQMODE_PWM2_RISING (4UL) OADC_SEQMODE_PWM2_CENTER (5UL) PADC_SEQMODE_PWM2_FALLING (6UL) QADC_SEQMODE_PWM2_PERIOD (7UL) RADC_SEQMODE_PWM4_RISING (8UL) SADC_SEQMODE_PWM4_CENTER (9UL) TADC_SEQMODE_PWM4_FALLING (10UL) UADC_SEQMODE_PWM4_PERIOD (11UL) VADC_SEQMODE_PWM6_RISING (12UL) WADC_SEQMODE_PWM6_CENTER (13UL) XADC_SEQMODE_PWM6_FALLING (14UL) YADC_SEQMODE_PWM6_PERIOD (15UL) \ADC_COMPARATOR_0 (0) ]ADC_COMPARATOR_1 (1) _ADC_FIFO_TRIG_LEVEL_HALF (0) `ADC_FIFO_TRIG_LEVEL_FULL (1) p g ..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\peripheral\inc\ pan_adc.h ì
|
..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\peripheral\inc\pan_adc.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git-ble\BLE_PAN1070\01_SDK\nimble\samples\bluetooth\ble_central_periph_ota\keil_107x float _Bool PADC_OPT_T Zvqm_adc_opt qglobal_calc_vbat_mv Y ;ADC_GetConversionData Y $ADCx a__result Y "Ï ;×ADC_StatusFlag $ADCx $Y IntMask a__result <¦ADC_ClearStatusFlag $ADCx $Y IntMask <ƹADC_IntMask $ADCx $Y IntMask $å NewState ;ÌADC_IsIntOccured $ADCx $Y IntMask a__result <¹ßADC_ClearIntFlag $ADCx $Y IntMask ;çëADC_IsBusy $ADCx a__result ;÷ADC_IsDataOverrun $ADCx a__result ;ÏADC_IsDataValid $ADCx a__result <ïADC_PowerDown $ADCx <ADC_PowerOn $ADCx <¹¡ADC_SequentialModeDisable $ADCx <í¬ADC_Trigger2Select $ADCx $å NewState <¶ADC_DisableCompare0 $ADCx <¹ÀADC_DisableCompare1 $ADCx <ÜÊADC_StartConvert $ADCx <þÓADC_StopConvert $ADCx <£ ÞADC_TestModeEnable $ADCx <É èADC_TestModeDisable $ADCx <ü óADC_DmaModeEnable $ADCx $å NewState <°
|
ÿADC_SetClockDivider $ADCx $Y Divider <Ø
|
ADC_Open $ADCx $Y ChMask < ADC_SelInputRange $ADCx $Y EnableHigh <» ¢ADC_TriggerDelay $ADCx $Y Data <õ ¸ADC_SetExtraSampleTime $ADCx $Y SampleTime ;® ÃADC_IsOneChConvertEnd $ADCx a__result <Ý ÏADC_ClearByHw $ADCx $å NewState < ÛADC_LeftShiftEn $ADCx $å NewState <Â çADC_SubtractBiasEn $ADCx $å NewState <ó óADC_SetBiasData $ADCx $Y BiasData <¦ADC_SetFifoTrigLevel $ADCx $: Level <ÚADC_SeqModeOneChEn $ADCx $å NewState *ì@ chip_info : # ft_version : # adc_vdd_b ÿ # adc_vdd_k I # adc_vbg_k I # adc_vbg_b # adc_temp_volt I #
|
current_temp_value # !adc_vbg_1v20_trim : #!rsvd_0x30 : # Ãn
|
adc_vbg_kb 8# adc_vbat_k I #, adc_vbat_b #. adc_vbat_dtemp_k #0 adc_vbat_dtemp_b #2 adc_temp_k #4 adc_ctrl2 Y #8 adc_extsmpt Y #< 4 ð ( m_adc_opt 8 global_calc_vbat_mv __PAN_FMC_H__ M32(adr) (*((vu32 *) (adr))) CMD_ERASE_PAGE (0X81) CMD_ERASE_SECTOR (0X20) CMD_ERASE_32K (0X52) !CMD_ERASE_64K (0Xd8) "CMD_ERASE_CHIP (0xc7) (CMD_READ_STATUS_L (0x05) )CMD_READ_STATUS_H (0x35) *CMD_WRITE_STATUS (0x01) 0OPS_WR_STU_REG_NOR (0x00) 1OPS_WR_STU_REG_ALL (0x01) 7CMD_FAST_READ (0x0b) 8CMD_NORM_READ (0x03) 9CMD_DREAD (0x3B) :CMD_2READ (0xBB) ;CMD_QREAD (0x6B) <CMD_4READ (0xEB) BCMD_BURST_READ (0x77) CBURST_READ_MODE_8 (0x00) DBURST_READ_MODE_16 (0x01) EBURST_READ_MODE_32 (0x02) FBURST_READ_MODE_64 (0x03) JCMD_TRIG (0x01) KCMD_WRITE_ENABLE (0x06) LCMD_WRITE_DISABLE (0x04) QFLASH_X1_MODE 0 RFLASH_X2_MODE 1 SFLASH_X4_MODE 2 VQUAD_ENABLE_Pos (9) WQUAD_ENABLE_Msk (0x1ul << QUAD_ENABLE_Pos) XWrite_Enable_Latch_Pos (1) YWrite_Enable_Latch_Msk (0x1ul << Write_Enable_Latch_Pos) ZWrite_In_Process_Pos (0) [Write_In_Process_Msk (0x1ul << Write_In_Process_Pos) \Long_Time_Op_Pos (17) ^PAGE_SIZE (256) _SECTOR_SIZE (4096) p g ..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\peripheral\inc\ pan_fmc.h \
|
..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\peripheral\inc\pan_fmc.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git-ble\BLE_PAN1070\01_SDK\nimble\samples\bluetooth\ble_central_periph_ota\keil_107x _Bool ;Â FMC_IsBusyWorking $*fmc a__result *ú memory_type_id : # memory_density_id : # S: d ~ B )Ü_flash_ids manufacturer_id : # z#Ð: uid Å# PFLASH_IDS_T tqflash_ids Ü<ªFMC_EnterDeepPowerDownMode $*fmc " <ÛFMC_ExitDeepPowerDownMode $*fmc ` ï flash_ids __PAN_DMAC_H__ DMAC_CHANNEL_NUMBER 2 DMA_INVLID_CHANNEL (~0ul) $DMAC_TransferType_Mem2Mem (0) %DMAC_TransferType_Mem2Per (1) &DMAC_TransferType_Per2Mem (2) 'DMAC_TransferType_Per2Per (3) +DMAC_FlowControl_DMA (0) ,DMAC_FlowControl_Peripheral (1) 2DMAC_BurstLen_1 (0) 3DMAC_BurstLen_4 (1) 4DMAC_BurstLen_8 (2) 5DMAC_BurstLen_16 (3) 6DMAC_BurstLen_32 (4) 7DMAC_BurstLen_64 (5) 8DMAC_BurstLen_128 (6) 9DMAC_BurstLen_256 (7) @DMAC_AddrChange_Increment (0) ADMAC_AddrChange_Decrement (1) BDMAC_AddrChange_NoChange (2) IDMAC_DataWidth_8 (0) JDMAC_DataWidth_16 (1) KDMAC_DataWidth_32 (2) LDMAC_DataWidth_64 (3) MDMAC_DataWidth_128 (4) NDMAC_DataWidth_256 (5) UDMAC_Peripheral_I2C0_Tx 0 VDMAC_Peripheral_I2C0_Rx 1 WDMAC_Peripheral_SPI0_Tx 2 XDMAC_Peripheral_SPI0_Rx 3 YDMAC_Peripheral_UART0_Tx 4 ZDMAC_Peripheral_UART0_Rx 5 ]DMAC_Peripheral_SPI1_Tx 8 ^DMAC_Peripheral_SPI1_Rx 9 _DMAC_Peripheral_UART1_Tx 10 `DMAC_Peripheral_UART1_Rx 11 aDMAC_Peripheral_ADC 12 bDMAC_Peripheral_USB_Rx 15 cDMAC_Peripheral_USB_Tx 14 hDMAC_HandshakePolarity_Low (1) iDMAC_HandshakePolarity_High (0) pDMAC_Handshake_Default (1) qDMAC_Handshake_Software (1) rDMAC_Handshake_Hardware (0) uDMAC_LockLevel_Tfr_Complete (0) vDMAC_LockLevel_Block_Complete (1) wDMAC_LockLevel_Transaction_Complete (2) |DMAC_ChannelPriority_0 (0) }DMAC_ChannelPriority_1 (1) ~DMAC_ChannelPriority_2 (2) DMAC_ChannelPriority_3 (3) DMAC_ChannelPriority_4 (4) DMAC_ChannelPriority_5 (5) DMAC_ChannelPriority_6 (6) DMAC_ChannelPriority_7 (7) DMAC_CHANNELALL_MASK (~((~0ul)<<DMAC_CHANNEL_NUMBER)) DMAC_FLAG_INDEX_TFR (0<<1) DMAC_FLAG_INDEX_BLK (1<<1) DMAC_FLAG_INDEX_SRCTFR (2<<1) DMAC_FLAG_INDEX_DSTTFR (3<<1) DMAC_FLAG_INDEX_ERR (4<<1) DMAC_FLAG_MASK_TFR (1ul<<(DMAC_FLAG_INDEX_TFR >>1)) DMAC_FLAG_MASK_BLK (1ul<<(DMAC_FLAG_INDEX_BLK >>1)) DMAC_FLAG_MASK_SRCTFR (1ul<<(DMAC_FLAG_INDEX_SRCTFR>>1)) DMAC_FLAG_MASK_DSTTFR (1ul<<(DMAC_FLAG_INDEX_DSTTFR>>1)) DMAC_FLAG_MASK_ERR (1ul<<(DMAC_FLAG_INDEX_ERR >>1)) DMAC_FLAG_MASK_ALL (0x1Ful) DMAC_ChannelMask(idx) (1ul<<(idx)) t h ..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\peripheral\inc\ pan_dmac.h
|
..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\peripheral\inc\pan_dmac.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git-ble\BLE_PAN1070\01_SDK\nimble\samples\bluetooth\ble_central_periph_ota\keil_107x )ã__DMAC_ChannelConfigTypeDef CTL_L Y # CTL_H Y # CFG_L Y # CFG_H Y # P__DMAC_ChannelConfigTypeDef ¯)·
|
DMAC_ChannelConfigTypeDef !IntEnable Y # !DataWidthDst Y # !DataWidthSrc Y # !AddrChangeDst Y # !AddrChangeSrc Y # !BurstLenDst Y # !BurstLenSrc Y # !GatherEnSrc Y # !ScatterEnDst Y # !__Rev0 Y # !TransferType Y #
|
!FlowControl Y # !__Rev1 Y # !BlockSize Y # !Done Y #!__Rev3 Y # !__Rev4 Y #!ChannelPriority Y #!ChannelSuspend Y #!FifoEmpty Y #!HandshakeDst Y #!HandshakeSrc Y #!LockBus Y #!LockChannel Y #!LockBusLevel Y #!LockChannelLevel Y #!HandshakePolarityDst Y # !HandshakePolaritySrc Y # !__Rev6 Y #
|
!AutoReloadSrc Y #!AutoReloadDst Y # !FlowControlMode Y # !FifoMode Y # !ProtectControl Y # !__Rev7 Y # !PeripheralSrc Y # !PeripheralDst Y # !__Rev8 Y # PDMAC_ChannelConfigTypeDef ; DMAC_IsChannelValid Y $dma $Y ChIdx a__result Y "S ;ï DMAC_CombinedIntStatus Y $dma $Y FlgMsk a__result Y ;¾ ¾DMAC_StatusFlag Y $dma $Y ChIdx $Y FlgIdx a__result Y ; ÊDMAC_IntFlag Y $dma $Y ChIdx $Y FlgIdx a__result Y ;Ù ÏDMAC_IntFlagMsk Y $dma $Y ChIdx $Y FlgIdx a__result Y <ÛDMAC_ClrIntFlag $dma $Y ChIdx $Y FlgIdx __PAN_GPIO_H__ GPIO_PIN_MAX 8 xGPIO_PIN_ADDR(port,pin) (*((volatile uint32_t *)((GPIOBIT0_BASE+(0x20*(port))) + ((pin)<<2)))) yP00 GPIO_PIN_ADDR(0, 0) zP01 GPIO_PIN_ADDR(0, 1) {P02 GPIO_PIN_ADDR(0, 2) |P03 GPIO_PIN_ADDR(0, 3) }P04 GPIO_PIN_ADDR(0, 4) ~P05 GPIO_PIN_ADDR(0, 5) P06 GPIO_PIN_ADDR(0, 6) P07 GPIO_PIN_ADDR(0, 7) P10 GPIO_PIN_ADDR(1, 0) P11 GPIO_PIN_ADDR(1, 1) P12 GPIO_PIN_ADDR(1, 2) P13 GPIO_PIN_ADDR(1, 3)
P14 GPIO_PIN_ADDR(1, 4) P15 GPIO_PIN_ADDR(1, 5) P16 GPIO_PIN_ADDR(1, 6) P17 GPIO_PIN_ADDR(1, 7) P20 GPIO_PIN_ADDR(2, 0) P21 GPIO_PIN_ADDR(2, 1) P22 GPIO_PIN_ADDR(2, 2) P23 GPIO_PIN_ADDR(2, 3) P24 GPIO_PIN_ADDR(2, 4) P25 GPIO_PIN_ADDR(2, 5) P26 GPIO_PIN_ADDR(2, 6) P27 GPIO_PIN_ADDR(2, 7) P30 GPIO_PIN_ADDR(3, 0) P31 GPIO_PIN_ADDR(3, 1) óGPIO_EnableEINT0 GPIO_EnableInt GPIO_DisableEINT0 GPIO_DisableInt GPIO_EnableEINT1 GPIO_EnableInt GPIO_DisableEINT1 GPIO_DisableInt ¤ ..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\peripheral\inc\ C:\Keil_v5\ARM\ARMCC\Bin\..\include\ pan_gpio.h stdint.h
|
..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\peripheral\inc\pan_gpio.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git-ble\BLE_PAN1070\01_SDK\nimble\samples\bluetooth\ble_central_periph_ota\keil_107x _Bool ;ÓëGPIO_GetIntFlag $9gpio $Y u32PinMask a__result <GPIO_SetDebounceTime $clksrc $ðclksel ;½GPIO_GetInData Y $9gpio a__result Y <êGPIO_SetOutData $9gpio $Y data ;¡GPIO_GetOutData Y $9gpio a__result Y <мGPIO_Toggle $9gpio $Y u32PinMask <ÑGPIO_EnableInt $9gpio $Y u32Pin $µIntAttribs <¼áGPIO_DisableInt $9gpio $Y u32Pin ¡_GPIO_ModeDef GPIO_MODE_INPUT GPIO_MODE_OUTPUT GPIO_MODE_OPEN_DRAIN GPIO_MODE_QUASI PGPIO_ModeDef ¼)µ_GPIO_IntAttrDef GPIO_INT_RISING GPIO_INT_FALLING GPIO_INT_BOTH_EDGE GPIO_INT_HIGH GPIO_INT_LOW PGPIO_IntAttrDef 57_GPIO_ClkSrcDef GPIO_DBCTL_DBCLKSRC_RCL GPIO_DBCTL_DBCLKSRC_HCLK PGPIO_ClkSrcDef ÌCð _GPIO_ClkSelDef GPIO_DBCTL_DBCLKSEL_1 GPIO_DBCTL_DBCLKSEL_2 GPIO_DBCTL_DBCLKSEL_4 GPIO_DBCTL_DBCLKSEL_8 GPIO_DBCTL_DBCLKSEL_16 GPIO_DBCTL_DBCLKSEL_32 GPIO_DBCTL_DBCLKSEL_64 GPIO_DBCTL_DBCLKSEL_128 GPIO_DBCTL_DBCLKSEL_256 GPIO_DBCTL_DBCLKSEL_512 GPIO_DBCTL_DBCLKSEL_1024
|
GPIO_DBCTL_DBCLKSEL_2048 GPIO_DBCTL_DBCLKSEL_4096 GPIO_DBCTL_DBCLKSEL_8192 GPIO_DBCTL_DBCLKSEL_16384 GPIO_DBCTL_DBCLKSEL_32768 PGPIO_ClkSelDef .]<¹ ¢GPIO_ClrIntFlag $9gpio $Y u32PinMask " <ä »GPIO_ClrAllIntFlag $9gpio < ÔGPIO_DisableDebounce $9gpio $Y u32PinMask <Ó ãGPIO_EnableDebounce $9gpio $Y u32PinMask <òGPIO_DisableDigitalPath $9gpio $Y u32PinMask <ÈGPIO_EnableDigitalPath $9gpio $Y u32PinMask <GPIO_DisablePullupPath $9gpio $Y u32PinMask <»GPIO_EnablePullupPath $9gpio $Y u32PinMask <÷®GPIO_DisablePulldownPath $9gpio $Y u32PinMask <²½GPIO_EnablePulldownPath $9gpio $Y u32PinMask <êÌGPIO_DisableDoutMask $9gpio $Y u32PinMask <¡ÛGPIO_EnableDoutMask $9gpio $Y u32PinMask __PAN_SPI_H__ jSPI_BAUD_RATE_DIV(x) ((x)?(x):(256)) p g ..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\peripheral\inc\ pan_spi.h è
|
..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\peripheral\inc\pan_spi.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git-ble\BLE_PAN1070\01_SDK\nimble\samples\bluetooth\ble_central_periph_ota\keil_107x _Bool ;ÏäSPI_IsSpiEnabled $³ SPIx a__result \tmpreg Y <þõSPI_EnableDmaTx $³ SPIx \tmpreg Y <®SPI_DisableDmaTx $³ SPIx \tmpreg Y ;ñSPI_IsDmaTxEnabled $³ SPIx a__result \tmpreg Y < ¤SPI_EnableDmaRx $³ SPIx \tmpreg Y <гSPI_DisableDmaRx $³ SPIx \tmpreg Y ;ÂSPI_IsDmaRxEnabled $³ SPIx a__result \tmpreg Y <½ÓSPI_SendData $³ SPIx $Y Data ;ôÞSPI_ReceiveData Y $³ SPIx a__result Y <©ïSPI_EnableIrq $³ SPIx $Êirq \tmpreg Y <ßSPI_DisableIrq $³ SPIx $Êirq \tmpreg Y ;¨SPI_IsIrqEnabled $³ SPIx $Êirq a__result \tmpreg Y ;î¯ SPI_GetMskedActiveIrq Ê$³ SPIx a__result Ê\tmpreg Y ;¶ÅSPI_IsIrqActive $³ SPIx $Êirq a__result \tmpreg Y ; ÜSPI_IsRawIrqActive $³ SPIx $Êirq a__result \tmpreg Y <µ ðSPI_ClearIrq $³ SPIx $Êirq \tmpreg Y ;ù SPI_GetRawActiveIrq Ê$³ SPIx a__result Ê\tmpreg Y ;»
|
SPI_IsTxFifoEmpty $³ SPIx a__result \tmpreg Y ;ü
|
£SPI_IsTxFifoFull $³ SPIx a__result \tmpreg Y ;¾ ´SPI_IsRxFifoEmpty $³ SPIx a__result \tmpreg Y ;ÿ ÆSPI_IsRxFifoFull $³ SPIx a__result \tmpreg Y ;º ØSPI_IsBusy $³ SPIx a__result \tmpreg Y <ç éSPI_TxLsbEnable $³ SPIx $enable < ôSPI_RxLsbEnable $³ SPIx $enable <½ SPI_SetWireNum $³ SPIx $< num <ô SPI_DataCmdLineEnable $³ SPIx $å NewState <¦SPI_DataCmdSelCmdDat $³ SPIx $ cmdDat <ÑSPI_WriteReadCtrl $³ SPIx $Ù wr ÊSPI_Irq SPI_IRQ_TX_HALF_EMPTY SPI_IRQ_RX_HALF_FULL SPI_IRQ_RX_TIMEOUT SPI_IRQ_RX_OVERRUN SPI_IRQ_ALL PSPI_IrqDef Q$SPI_Role SPI_RoleMaster SPI_RoleSlave PSPI_RoleDef Ü.ÂSPI_DataFrameSize SPI_DataFrame_4b SPI_DataFrame_5b SPI_DataFrame_6b SPI_DataFrame_7b SPI_DataFrame_8b SPI_DataFrame_9b SPI_DataFrame_10b SPI_DataFrame_11b
|
SPI_DataFrame_12b SPI_DataFrame_13b SPI_DataFrame_14b SPI_DataFrame_15b SPI_DataFrame_16b PSPI_DataFrameSizeDef P¿SPI_BaudRateDiv SPI_BaudRateDiv_2 SPI_BaudRateDiv_4 SPI_BaudRateDiv_6 SPI_BaudRateDiv_8 SPI_BaudRateDiv_16 SPI_BaudRateDiv_32 SPI_BaudRateDiv_48 0SPI_BaudRateDiv_64 @SPI_BaudRateDiv_96 `SPI_BaudRateDiv_128 SPI_BaudRateDiv_160 SPI_BaudRateDiv_192 ÀSPI_BaudRateDiv_224 àSPI_BaudRateDiv_240 ðSPI_BaudRateDiv_250 ú PSPI_BaudRateDivDef ^ gSPI_ClockPol SPI_ClockPolarityLow SPI_ClockPolarityHigh PSPI_ClockPolDef Ù
|
uþSPI_ClockPhase SPI_ClockPhaseFirstEdge SPI_ClockPhaseSecondEdge PSPI_ClockPhaseDef 3 éSPI_FrameFormat SPI_FormatMotorola SPI_FormatTi SPI_FormatMicrowire PSPI_FrameFormatDef ¼SPI_WireNum SPI_WireNumThree SPI_WireNumFour PSPI_WireNumDef SPI_CmdDat SPI_CommandSelect SPI_DataSelect PSPI_CmdDatDef S ÙSPI_WriteReadSel SPI_3WireRead SPI_3WireWrite PSPI_WriteReadSelDef §*î SPI_role # SPI_dataFrameSize B # SPI_CPOL # SPI_CPHA ~ # SPI_baudRateDiv I # SPI_format é # PSPI_InitTypeDef õ ½<³ÆSPI_EnableSpi $³ SPIx \tmpreg Y " <çÕSPI_DisableSpi $³ SPIx \tmpreg Y ¡ ¢ __PAN_UART_H__ t h ..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\peripheral\inc\ pan_uart.h Ø
|
..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\peripheral\inc\pan_uart.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git-ble\BLE_PAN1070\01_SDK\nimble\samples\bluetooth\ble_central_periph_ota\keil_107x _Bool ;ÆUART_IsFifoEnabled $óUARTx a__result <òUART_ResetRxFifo $óUARTx \val r tY <²UART_ResetTxFifo $óUARTx <ËÂUART_SetTxTrigger $óUARTx $ñlevel <úÓUART_SetRxTrigger $óUARTx $level ;¶âUART_GetTxFifoLevel : $óUARTx a__result : ;òíUART_GetRxFifoLevel : $óUARTx a__result : <øUART_EnableAfc $óUARTx <·UART_DisableAfc $óUARTx ;íUART_IsAfcEnabled $óUARTx a__result <UART_SendData $óUARTx $: Data ;Ò¥UART_ReceiveData : $óUARTx a__result : <ö°UART_EnablePtime $óUARTx <»UART_DisablePtime $óUARTx ;ÓÆUART_IsPtimeEnabled $óUARTx a__result <ýÒUART_EnableIrq $óUARTx $ irq <¨ÞUART_DisableIrq $óUARTx $ irq ;æêUART_IsIrqEnabled $óUARTx $ irq a__result ; õUART_GetIrqMasked : $óUARTx a__result : ;Ø UART_GetActiveEvent ¤ $óUARTx a__result ¤ ;
|
UART_IsTxFifoEmpty $óUARTx a__result ;Å
|
UART_IsTxFifoFull $óUARTx a__result ;ü
|
¡UART_IsRxFifoEmpty $óUARTx a__result ;² ¬UART_IsRxFifoFull $óUARTx a__result <× ·UART_EnableHaltTX $óUARTx <ý ÂUART_DisableHaltTX $óUARTx < ÍUART_EnableRts $óUARTx <Â ØUART_DisableRts $óUARTx <é ãUART_Enable9BitData $óUARTx < îUART_Disable9BitData $óUARTx <½ ùUART_EnableAddrMatchMode $óUARTx <ê UART_DisableAddrMatchMode $óUARTx <UART_SendAddr $óUARTx <ÀUART_SetReceiveAddress $óUARTx $Y addr <ö¨UART_SetTransmitAddress $óUARTx $Y addr ñUART_TxTrigger UART_TX_FIFO_EMPTY UART_TX_FIFO_TWO_CHARS UART_TX_FIFO_QUARTER_FULL UART_TX_FIFO_HALF_FULL PUART_TxTriggerDef v$UART_RxTrigger UART_RX_FIFO_ONE_CHAR UART_RX_FIFO_QUARTER_FULL UART_RX_FIFO_HALF_FULL UART_RX_FIFO_TWO_LESS_THAN_FULL PUART_RxTriggerDef
|
0ïUART_LineCtrl Uart_Line_5n1 Uart_Line_5n1_5 Uart_Line_5e1 Uart_Line_5e1_5 Uart_Line_5o1 Uart_Line_5o1_5 Uart_Line_5s1 8Uart_Line_5s1_5 <Uart_Line_5m1 (Uart_Line_5m1_5 ,Uart_Line_6n1 Uart_Line_6n2 Uart_Line_6e1 Uart_Line_6e2 Uart_Line_6o1 Uart_Line_6o2 Uart_Line_6s1 9Uart_Line_6s2 =Uart_Line_6m1 )Uart_Line_6m2 -Uart_Line_7n1 Uart_Line_7n2 Uart_Line_7e1 Uart_Line_7e2 Uart_Line_7o1
|
Uart_Line_7o2 Uart_Line_7s1 :Uart_Line_7s2 >Uart_Line_7m1 *Uart_Line_7m2 .Uart_Line_8n1 Uart_Line_8n2 Uart_Line_8e1 Uart_Line_8e2 Uart_Line_8o1 Uart_Line_8o2 Uart_Line_8s1 ;Uart_Line_8s2 ?Uart_Line_8m1 +Uart_Line_8m2 / PUART_LineCtrlDef ªbUART_Irq UART_IRQ_RECV_DATA_AVL UART_IRQ_THR_EMPTY UART_IRQ_LINE_STATUS UART_IRQ_MODEM_STATUS UART_IRQ_ALL PUART_IrqDef s¤UART_Event UART_EVENT_MODEM UART_EVENT_NONE UART_EVENT_THR_EMPTY UART_EVENT_DATA UART_EVENT_LINE UART_EVENT_TIMEOUT PUART_EventDef UART_LineStatus UART_LINE_DATA_RDY UART_LINE_OVERRUN_ERR UART_LINE_PARITY_ERR UART_LINE_FRAME_ERR UART_LINE_BREAK_INT UART_LINE_THRE UART_LINE_TXSR_EMPTY @UART_LINE_RX_FIFO_ERR UART_LINE_ADDR_RCVD PUART_LineStatusDef º §ã UART_ModemStatus UART_MODEM_DCTS UART_MODEM_DDSR UART_MODEM_TERI UART_MODEM_DDCD UART_MODEM_CTS UART_MODEM_DSR UART_MODEM_RI @UART_MODEM_DCD PUART_ModemStatusDef º ·*° UART_BaudRate Y # UART_LineCtrl o # PUART_InitTypeDef Å<ó ÐUART_EnableStickParity $óUARTx "k <¤ ÛUART_DisableStickParity $óUARTx ;Û æ$UART_GetLineStatus $óUARTx a__result ; ë%UART_GetModemStatus c$óUARTx a__result c <¶ ÷UART_EnableFifo $óUARTx <Ú UART_DisableFifo $óUARTx ¤ ¥ ¦ __PAN_I2C_H__ =I2C_DYNAMIC_TAR_UPDATE 0 DI2C_MODE_MASTER ((uint16_t)0x0021) EI2C_MODE_SLAVE ((uint16_t)0x0000) LIS_I2C_MODE(MODE) (((MODE) == I2C_MODE_MASTER) || ((MODE) == I2C_MODE_SLAVE)) TI2C_SPEED_STANDARD_MODE (uint16_t)(0x0002) UI2C_SPEED_FAST_MODE (uint16_t)(0x0004) VI2C_SPEED_HIGH_MODE (uint16_t)(0x0006) ^I2C_DutyCycle_16_9 ((uint16_t)0x4000) _I2C_DutyCycle_2 ((uint16_t)0xBFFF) `I2C_DutyCycle_1_1 ((uint16_t)0x0800) aI2C_DutyCycle_1_2 ((uint16_t)0x0400) fIS_I2C_DUTY_CYCLE(CYCLE) (((CYCLE) == I2C_DutyCycle_16_9) || ((CYCLE) == I2C_DutyCycle_2)) mI2C_Direction_Transmitter ((uint16_t)0x0000) nI2C_Direction_Receiver ((uint16_t)0x0100) oIS_I2C_DIRECTION(DIRECTION) (((DIRECTION) == I2C_Direction_Transmitter) || ((DIRECTION) == I2C_Direction_Receiver)) vI2C_AcknowledgedAddress_7bit ((uint16_t)0x4000) wI2C_AcknowledgedAddress_10bit ((uint16_t)0xC000) xIS_I2C_ACKNOWLEDGE_ADDRESS(ADDRESS) (((ADDRESS) == I2C_AcknowledgedAddress_7bit) || ((ADDRESS) == I2C_AcknowledgedAddress_10bit)) I2C_CMD_WR ((uint8_t)0x00) I2C_CMD_RD ((uint8_t)0x01) I2C_CMD_STOP ((uint8_t)0x02) I2C_CMD_RESTART ((uint8_t)0x04) I2C_RX_TL_0 ((uint8_t)0x00) I2C_RX_TL_1 ((uint8_t)0x01) I2C_RX_TL_2 ((uint8_t)0x02) I2C_RX_TL_3 ((uint8_t)0x03) I2C_RX_TL_4 ((uint8_t)0x04) I2C_RX_TL_5 ((uint8_t)0x05) I2C_RX_TL_6 ((uint8_t)0x06) I2C_RX_TL_7 ((uint8_t)0x07) I2C_RX_TL_8 ((uint8_t)0x08) I2C_TX_TL_0 ((uint8_t)0x00) I2C_TX_TL_1 ((uint8_t)0x01) I2C_TX_TL_2 ((uint8_t)0x02) I2C_TX_TL_3 ((uint8_t)0x03) I2C_TX_TL_4 ((uint8_t)0x04) I2C_TX_TL_5 ((uint8_t)0x05) I2C_TX_TL_6 ((uint8_t)0x06) I2C_TX_TL_7 ((uint8_t)0x07) I2C_TX_TL_8 ((uint8_t)0x08) ¥I2C_IT_RX_UNDER ((uint16_t)0x0001) ¦I2C_IT_RX_OVER ((uint16_t)0x0002) §I2C_IT_RX_FULL ((uint16_t)0x0004) ¨I2C_IT_TX_OVER ((uint16_t)0x0008) ©I2C_IT_TX_EMPTY ((uint16_t)0x0010) ªI2C_IT_RD_REQ ((uint16_t)0x0020) «I2C_IT_TX_ABORT ((uint16_t)0x0040) ¬I2C_IT_RX_DONE ((uint16_t)0x0080) I2C_IT_ACTIVITY ((uint16_t)0x0100) ®I2C_IT_STOP_DET ((uint16_t)0x0200) ¯I2C_IT_START_DET ((uint16_t)0x0400) °I2C_IT_GEN_CALL ((uint16_t)0x0800) ±I2C_IT_MST_ON_HOLD ((uint16_t)0x2000) ²I2C_IT_ALL ((uint16_t)0x2FFF) ´IS_I2C_CLEAR_IT(IT) ((((IT) & (uint16_t)0x0FFF) == 0x00) && ((IT) != (uint16_t)0x00)) ¶IS_I2C_GET_IT(IT) (((IT) == I2C_IT_RX_UNDER) || ((IT) == I2C_IT_RX_OVER) || ((IT) == I2C_IT_RX_FULL) || ((IT) == I2C_IT_TX_OVER) || ((IT) == I2C_IT_TX_EMPTY) || ((IT) == I2C_IT_RD_REQ) || ((IT) == I2C_IT_TX_ABORT) || ((IT) == I2C_IT_RX_DONE) || ((IT) == I2C_IT_ACTIVITY) || ((IT) == I2C_IT_STOP_DET) || ((IT) == I2C_IT_START_DET)|| ((IT) == I2C_IT_GEN_CALL)) ÁI2C_FLAG_SLV_ACTIVITY ((uint32_t)0x00000040) ÂI2C_FLAG_MST_ACTIVITY ((uint32_t)0x00000020) ÃI2C_FLAG_RFF ((uint32_t)0x00000010) ÄI2C_FLAG_RFNE ((uint32_t)0x00000008) ÅI2C_FLAG_TFE ((uint32_t)0x00000004) ÆI2C_FLAG_TFNF ((uint32_t)0x00000002) ÇI2C_FLAG_ACTIVITY ((uint32_t)0x00000001) ÈIS_I2C_CLEAR_FLAG(FLAG) ((((FLAG) & (uint16_t)0x007F) == 0x00) && ((FLAG) != (uint16_t)0x00)) ÉIS_I2C_GET_FLAG(FLAG) (((FLAG) == I2C_FLAG_ACTIVITY) || ((FLAG) == I2C_FLAG_TFNF) || ((FLAG) == I2C_FLAG_TFE) || ((FLAG) == I2C_FLAG_RFNE) || ((FLAG) == I2C_FLAG_RFF) || ((FLAG) == I2C_FLAG_MST_ACTIVITY) || ((FLAG) == I2C_FLAG_SLV_ACTIVITY)) ÓFLAG_MASK ((uint32_t)0x007F0FFF) ÔITEN_MASK ((uint16_t)0x2FFF) ÕIT_FLAG_MASK ((uint16_t)0x2FFF) p g ..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\peripheral\inc\ pan_i2c.h
|
..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\peripheral\inc\pan_i2c.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git-ble\BLE_PAN1070\01_SDK\nimble\samples\bluetooth\ble_central_periph_ota\keil_107x _Bool ;ÐÇI2C_AbortSrcCheck $>I2Cx $Y IC_MSK a__result <þÓI2C_SetSlaveAddr $>I2Cx $Y addr *þ I2C_ClockSpeed Y # I2C_Mode I # I2C_DutyCycle I # I2C_OwnAddress1 I # I2C_AcknowledgedAddress I #
|
PI2C_InitTypeDef ~8<¾áI2C_SetMode $>I2Cx $I Mode "Z <òI2C_SetTxTirggerLevel $>I2Cx $: ThresholdValue <¾I2C_SetRxTirggerLevel $>I2Cx $: ThresholdValue <çI2C_Cmd $>I2Cx $å NewState <I2C_GeneralCallCmd $>I2Cx $å NewState <Ò¦I2C_SendDataCmd $>I2Cx $: Data $: Cmd <ú°I2C_SendCmd $>I2Cx $: Cmd ;±¹I2C_ReceiveData : $>I2Cx a__result : <ÕÂI2C_AbortTransfer $>I2Cx <ÍI2C_DMACmd $>I2Cx $å NewState <¸×I2C_DMATransferDataLevel $>I2Cx $: Level <îáI2C_DMAReceiveDataLevel $>I2Cx $: Level ;² ùI2C_GetITStatus » $>I2Cx $I I2C_IT a__result » ;ù I2C_GetRawITStatus » $>I2Cx $I I2C_IT a__result » <´
|
ªI2C_ITConfig $>I2Cx $I I2C_IT $å NewState <×
|
´I2C_DisableAllIT $>I2Cx < ½I2C_ClearAllITPendingBit $>I2Cx ¨ © ª __PAN_TIMER_H__ aFIXED_DEVIATION (12) t i ..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\peripheral\inc\ pan_timer.h
|
..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\peripheral\inc\pan_timer.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git-ble\BLE_PAN1070\01_SDK\nimble\samples\bluetooth\ble_central_periph_ota\keil_107x _Bool ;ÃÄTIMER_IsActive $û timer a__result <âÏTIMER_Start $û timer <ÙTIMER_Stop $û timer <ãTIMER_Reset $û timer <ÅîTIMER_EnableWakeup $û timer <ìøTIMER_DisableWakeup $û timer <TIMER_EnableCaptureDebounce $û timer <ËTIMER_DisableCaptureDebounce $û timer <ÿTIMER_EnableEventCounterDebounce $û timer <´¢TIMER_DisableEventCounterDebounce $û timer <׬TIMER_EnableInt $û timer <û¶TIMER_DisableInt $û timer <¥ÀTIMER_EnableCaptureInt $û timer <ÐÊTIMER_DisableCaptureInt $û timer ;ÖTIMER_GetIntFlag Y $û timer a__result Y <¯àTIMER_ClearIntFlag $û timer ;çìTIMER_GetTFFlag Y $û timer a__result Y <ûTIMER_ClearTFFlag $û timer $Y timer_flag ;ÙTIMER_GetWakeupFlag Y $û timer a__result Y < TIMER_ClearWakeupFlag $û timer $Y wake_flag ;Ò ¢TIMER_GetCaptureIntFlag Y $û timer a__result Y <ÿ ¬TIMER_ClearCaptureIntFlag $û timer ;¼
|
¸TIMER_GetCaptureFlag Y $û timer a__result Y <æ
|
ÂTIMER_ClearCaptureFlag $û timer < ÐTIMER_SetCaptureSource $û timer $$ capSrc ;Ø ÚTIMER_GetCaptureData Y $û timer a__result Y ; äTIMER_GetCounter Y $û timer a__result Y <Í ïTIMER_SetTmrCounterMode $û timer $Y u32CntMode È _TIMER_CntModeDef TIMER_ONESHOT_MODE TIMER_PERIODIC_MODE TIMER_TOGGLE_MODE TIMER_CONTINUOUS_MODE PTIMER_CntModeDef M%ç_TIMER_CapModeDef TIMER_CAPTURE_FREE_COUNTING_MODE TIMER_CAPTURE_TRIGGER_COUNTING_MODE TIMER_CAPTURE_COUNTER_RESET_MODE PTIMER_CapModeDef à0À_TIMER_CapEdgeDef TIMER_CAPTURE_FALLING_EDGE TIMER_CAPTURE_RISING_EDGE TIMER_CAPTURE_BOTH_EDGE TIMER_CAPTURE_FALLING_THEN_RISING_EDGE TIMER_CAPTURE_RISING_THEN_FALLING_EDGE PTIMER_CapEdgeDef =_TIMER_EvtCntEdgeDef TIMER_COUNTER_FALLING_EDGE TIMER_COUNTER_RISING_EDGE PTIMER_EvtCntEdgeDef XG¤_TIMER_CapSrcDef TIMER_CAPTURE_SOURCE_EXT_PIN TIMER_CAPTURE_SOURCE_32K_OUTPUT PTIMER_CapSrcDef ÈS¥_TIMER0_CmpSelDef TMR0_COMPARATOR_SEL_CMP TMR0_COMPARATOR_SEL_CMP1 TMR0_COMPARATOR_SEL_CMP2 PTIMER0_CmpSelDef ; ^<ûtTIMER_EnableCapture $û timer $gcapMode $@capEdge " <©TIMER_DisableCapture $û timer <äTIMER_EnableEventCounter $û timer $evtCntEdge <TIMER_DisableEventCounter $û timer <ʨTIMER_SetPrescaleValue $û timer $Y u32Value <ÿ·TIMER_SetCountingMode $û timer $ÈcntMode ¬ ® __PAN_PWM_H__ PWM_CHANNEL_NUM (8) PWM_CH0 0x0 !PWM_CH1 0x1 "PWM_CH2 0x2 #PWM_CH3 0x3 $PWM_CH4 0x4 %PWM_CH5 0x5 &PWM_CH6 0x6 'PWM_CH7 0x7 p g ..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\peripheral\inc\ pan_pwm.h x
|
..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\peripheral\inc\pan_pwm.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git-ble\BLE_PAN1070\01_SDK\nimble\samples\bluetooth\ble_central_periph_ota\keil_107x Õ_PWM_ClkSrcSelDef PWM_CLK_SRC_APB PWM_CLK_SRC_RCL PWM_CLK_SRC_XTL PPWM_ClkSrcSelDef 6é_PWM_ClkDivDef PWM_CLK_DIV_1 PWM_CLK_DIV_2 PWM_CLK_DIV_4 PWM_CLK_DIV_8 PWM_CLK_DIV_16 PWM_CLK_DIRECT PPWM_ClkDivDef mCÁ_PWM_AlignedTypeDef PWM_EDGE_ALIGNED PWM_CENTER_ALIGNED PPWM_AlignedTypeDef þM®_PWM_IntPeriodTypeDef PWM_PERIOD_INT_UNDERFLOW PWM_PERIOD_INT_MATCH_CNR PPWM_IntPeriodTypeDef [W½_PWM_OperateTypeDef OPERATION_EDGE_ALIGNED OPERATION_CENTER_ALIGNED OPERATION_PRECISE_CENTER_ALIGNED PPWM_OperateTypeDef Êb_PWM_CntModeDef PWM_CNTMODE_ONE_SHOT PWM_CNTMODE_AUTO_RELOAD PPWM_CntModeDef Wl<ëvPWM_EnableOutput $ëpwm $Y u32ChannelMask "ó <©PWM_DisableOutput $ëpwm $Y u32ChannelMask <ßPWM_StartChannel $ëpwm $Y u32ChannelNum < PWM_StopChannel $ëpwm $Y u32ChannelNum <Þ ¥PWM_EnableDeadZone $ëpwm $Y u32ChannelNum $Y u32Duration <
|
µPWM_DisableDeadZone $ëpwm $Y u32ChannelNum <Î
|
ÃPWM_EnableCMPDInt $ëpwm $Y u32ChannelNum < ÎPWM_DisableCMPDInt $ëpwm $Y u32ChannelNum <À ÙPWM_ClearCMPDIntFlag $ëpwm $Y u32ChannelNum ; æPWM_GetCMPDIntFlag Y $ëpwm $Y u32ChannelNum a__result Y <Æ ñPWM_EnablePeriodInt $ëpwm $Y u32ChannelNum < üPWM_DisablePeriodInt $ëpwm $Y u32ChannelNum <¼ PWM_ClearPeriodIntFlag $ëpwm $Y u32ChannelNum ;PWM_GetPeriodIntFlag Y $ëpwm $Y u32ChannelNum a__result Y <¡PWM_EnableZeroInt $ëpwm $Y u32ChannelNum <ú¬PWM_DisableZeroInt $ëpwm $Y u32ChannelNum <´·PWM_ClearZeroIntFlag $ëpwm $Y u32ChannelNum ;ÄPWM_GetZeroIntFlag Y $ëpwm $Y u32ChannelNum a__result Y <¸ÏPWM_EnableCMPUInt $ëpwm $Y u32ChannelNum <ðÚPWM_DisableCMPUInt $ëpwm $Y u32ChannelNum <ªåPWM_ClearCMPUIntFlag $ëpwm $Y u32ChannelNum ;÷òPWM_GetCMPUIntFlag Y $ëpwm $Y u32ChannelNum a__result Y <ÂPWM_EnableCenterInt $ëpwm $Y u32ChannelNum $®IntPeriodType <üPWM_DisableCenterInt $ëpwm $Y u32ChannelNum <¸PWM_ClearCenterIntFlag $ëpwm $Y u32ChannelNum ;¦PWM_GetCenterIntFlag Y $ëpwm $Y u32ChannelNum a__result Y <²°PWM_EnableIndependentMode $ëpwm <ß¹PWM_EnableComplementaryMode $ëpwm <ÃPWM_DisableComplementaryMode $ëpwm <²ÍPWM_EnableGroupMode $ëpwm <Ø×PWM_DisableGroupMode $ëpwm <üáPWM_EnableSyncMode $ëpwm <¡ëPWM_DisableSyncMode $ëpwm <êùPWM_SetPrescaler $ëpwm $Y u32ChannelNum $Y u32Prescaler <¢PWM_ResetPrescaler $ëpwm $Y u32ChannelNum <âPWM_SetDivider $ëpwm $Y u32ChannelNum $éDivider <¥PWM_SetCMR $ëpwm $Y u32ChannelNum $Y u32CMR <ܲPWM_SetCNR $ëpwm $Y u32ChannelNum $Y u32CNR <¿PWM_SetCMRD $ëpwm $Y u32ChannelNum $Y u32CMRD <äÍPWM_SetAlignedType $ëpwm $Y u32ChannelMask $AAlignedType <×PWM_EnableAsymmetricMode $ëpwm <¹áPWM_DisableAsymmetricMode $ëpwm <ØëPWM_EnablePCA $ëpwm <øõPWM_DisablePCA $ëpwm ° ± ² __PAN_WDT_H__ p g ..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\peripheral\inc\ pan_wdt.h
|
..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\peripheral\inc\pan_wdt.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git-ble\BLE_PAN1070\01_SDK\nimble\samples\bluetooth\ble_central_periph_ota\keil_107x _Bool ;¸hWDT_GetResetFlag a__result ;ätWDT_GetTimeoutFlag a__result ;WDT_GetTimeoutIntFlag a__result ;ÇWDT_GetTimeoutWakeupFlag a__result <áWDT_ResetCounter ß_WDT_Timeout WDT_TIMEOUT_2POW4 WDT_TIMEOUT_2POW6 WDT_TIMEOUT_2POW8 WDT_TIMEOUT_2POW10 WDT_TIMEOUT_2POW12 WDT_TIMEOUT_2POW14 WDT_TIMEOUT_2POW15 WDT_TIMEOUT_2POW16 WDT_TIMEOUT_2POW17 WDT_TIMEOUT_2POW18 WDT_TIMEOUT_2POW19
|
WDT_TIMEOUT_2POW20 WDT_TIMEOUT_2POW21 WDT_TIMEOUT_2POW22 WDT_TIMEOUT_2POW23 WDT_TIMEOUT_2POW24 PWDT_TimeoutDef á.ð_WDT_ResetDelay WDT_RESET_DELAY_2CLK WDT_RESET_DELAY_17CLK WDT_RESET_DELAY_129CLK WDT_RESET_DELAY_1025CLK PWDT_ResetDelayDef u:<¤AWDT_ClearResetFlag <ÁJWDT_ClearTimeoutFlag <áSWDT_ClearTimeoutIntFlag < \WDT_ClearTimeoutWakeupFlag ´ µ ¶ __PAN_WWDT_H__ 3WWDT_RELOAD_WORD (0x00005AA5) t h ..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\peripheral\inc\ pan_wwdt.h ð
|
..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\peripheral\inc\pan_wwdt.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git-ble\BLE_PAN1070\01_SDK\nimble\samples\bluetooth\ble_central_periph_ota\keil_107x _Bool ;º^WWDT_GetResetFlag a__result ;ãjWWDT_GetIntFlag a__result ;vWWDT_GetWWDTFFlag a__result ;¼WWDT_GetCounter Y a__result Y ;ïWWDT_GetCompareValue Y a__result Y <WWDT_ReloadCounter _WWDT_Prescale WWDT_PRESCALER_1 WWDT_PRESCALER_2 WWDT_PRESCALER_4 WWDT_PRESCALER_8 WWDT_PRESCALER_16 WWDT_PRESCALER_32 WWDT_PRESCALER_64 WWDT_PRESCALER_128 WWDT_PRESCALER_192 WWDT_PRESCALER_256 WWDT_PRESCALER_384
|
WWDT_PRESCALER_512 WWDT_PRESCALER_768 WWDT_PRESCALER_1024 WWDT_PRESCALER_1536 WWDT_PRESCALER_2048 PWWDT_PrescaleDef 0<º<WWDT_ClearResetFlag <ÔGWWDT_ClearIntFlag <ðRWWDT_ClearWWDTFFlag ¸ ¹ º __PAN_LP_H__ LP_EXT_P56_WK_EN (1) LP_EXT_P56_WK_DISABLE (0) LP_EXT_P56_WK_EDGE_LOW (0) LP_EXT_P56_WK_EDGE_HIGH (1) #LP_SLPTMR_CH0 (0) $LP_SLPTMR_CH1 (1) %LP_SLPTMR_CH2 (2) 'LP_MODE_SEL_SLEEP_MODE (0) (LP_MODE_SEL_DEEPSLEEP_MODE (1) )LP_MODE_SEL_STANDBY_M1_MODE (2) *LP_MODE_SEL_STANDBY_M0_MODE (3) ,LP_DEEPSLEEP_MODE1 (1) -LP_DEEPSLEEP_MODE2 (2) .LP_DEEPSLEEP_MODE3 (3) 0LP_STANDBY_M1_MODE_SEL LP_STANDBY_M1_MODE1 1LP_STANDBY_M1_MODE1 (1) 2LP_STANDBY_M1_MODE2 (2) 3LP_STANDBY_M1_MODE3 (3) 5LP_STBM1_WAKEUP_SRC_GPIO BIT0 6LP_STBM1_WAKEUP_SRC_SLPTMR BIT1 8LP_RETENTION_SRAM_NONE (0) 9LP_RETENTION_SRAM_BLOCK0 BIT0 :LP_RETENTION_SRAM_BLOCK1 BIT1 ;LP_RETENTION_SRAM_DECRYPT BIT2 <LP_RETENTION_SRAM_PHY_REGS BIT3 =LP_RETENTION_SRAM_LL BIT4 >LP_RETENTION_SRAM_ALL (BIT0 | BIT1 | BIT2 | BIT3 | BIT4) p f ..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\device\Include\ pan_lp.h È
|
..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\device\Include\pan_lp.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git-ble\BLE_PAN1070\01_SDK\nimble\samples\bluetooth\ble_central_periph_ota\keil_107x <°GLP_EnableInt $0ana $å NewState "e <åRLP_ClearWakeFlag $0ana $Y u32Mask <]LP_HpldoRdyBypassEn $0ana $å NewState <ÉhLP_FastClkDelayEn $0ana $å NewState ¼ ½ ¾ __PAN_EFUSE_H__ EFUSE_CMD_READ (0X0) EFUSE_CMD_PROGRAM (0X1) EFUSE_CMD_INACTIVE (0X2) %EFUSE_STATUS_OK (0x0) &EFUSE_STATUS_FAIL (0x1) t i ..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\device\Include\ pan_efuse.h ¬
|
..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\device\Include\pan_efuse.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git-ble\BLE_PAN1070\01_SDK\nimble\samples\bluetooth\ble_central_periph_ota\keil_107x <¤1EFUSE_Init $$efuse " <É?EFUSE_UnInit $$efuse ;
LEFUSE_GetErrorStatus Y $$efuse a__result Y <¬WEFUSE_ClrErrorStatus $$efuse À Á Â __PANSERIES_H__ J__CM0_REV 0x0000 K__MPU_PRESENT 0 L__NVIC_PRIO_BITS 2 M__Vendor_SysTickConfig 0 N__FPU_PRESENT 0 PQUZIS_FUNCTIONAL_STATE(STATE) (((STATE) == DISABLE) || ((STATE) == ENABLE)) ¹TIMER_CTL_PSC_Pos (0) ºTIMER_CTL_PSC_Msk (0xfful << TIMER_CTL_PSC_Pos) ¼TIMER_CTL_CAPSRC_Pos (19) ½TIMER_CTL_CAPSRC_Msk (0x1ul << TIMER_CTL_CAPSRC_Pos) ¿TIMER_CTL_WKEN_Pos (23) ÀTIMER_CTL_WKEN_Msk (0x1ul << TIMER_CTL_WKEN_Pos) ÂTIMER_CTL_EXTCNTEN_Pos (24) ÃTIMER_CTL_EXTCNTEN_Msk (0x1ul << TIMER_CTL_EXTCNTEN_Pos) ÅTIMER_CTL_ACTSTS_Pos (25) ÆTIMER_CTL_ACTSTS_Msk (0x1ul << TIMER_CTL_ACTSTS_Pos) ÈTIMER_CTL_RSTCNT_Pos (26) ÉTIMER_CTL_RSTCNT_Msk (0x1ul << TIMER_CTL_RSTCNT_Pos) ËTIMER_CTL_OPMODE_Pos (27) ÌTIMER_CTL_OPMODE_Msk (0x3ul << TIMER_CTL_OPMODE_Pos) ÎTIMER_CTL_INTEN_Pos (29) ÏTIMER_CTL_INTEN_Msk (0x1ul << TIMER_CTL_INTEN_Pos) ÑTIMER_CTL_CNTEN_Pos (30) ÒTIMER_CTL_CNTEN_Msk (0x1ul << TIMER_CTL_CNTEN_Pos) ÔTIMER_CTL_ICEDEBUG_Pos (31) ÕTIMER_CTL_ICEDEBUG_Msk (0x1ul << TIMER_CTL_ICEDEBUG_Pos) ×TIMER_CMP_CMPDAT_Pos (0) ØTIMER_CMP_CMPDAT_Msk (0xFFfffffful << TIMER_CMP_CMPDAT_Pos) ÚTIMER_INTSTS_TIF_Pos (0) ÛTIMER_INTSTS_TIF_Msk (0x1ul << TIMER_INTSTS_TIF_Pos) ÝTIMER_INTSTS_TWKF0_Pos (1) ÞTIMER_INTSTS_TWKF0_Msk (0x1ul << TIMER_INTSTS_TWKF0_Pos) àTIMER_INTSTS_TWKF1_Pos (2) áTIMER_INTSTS_TWKF1_Msk (0x1ul << TIMER_INTSTS_TWKF1_Pos) ãTIMER_INTSTS_TWKF2_Pos (3) äTIMER_INTSTS_TWKF2_Msk (0x1ul << TIMER_INTSTS_TWKF2_Pos) æTIMER_INTSTS_TF0_Pos (4) çTIMER_INTSTS_TF0_Msk (0x1ul << TIMER_INTSTS_TF0_Pos) éTIMER_INTSTS_TF1_Pos (5) êTIMER_INTSTS_TF1_Msk (0x1ul << TIMER_INTSTS_TF1_Pos) ìTIMER_INTSTS_TF2_Pos (6) íTIMER_INTSTS_TF2_Msk (0x1ul << TIMER_INTSTS_TF2_Pos) ïTIMER_CNT_CNT_Pos (0) ðTIMER_CNT_CNT_Msk (0xFFfffffful << TIMER_CNT_CNT_Pos) òTIMER_CAP_CAPDAT_Pos (0) óTIMER_CAP_CAPDAT_Msk (0xFFfffffful << TIMER_CAP_CAPDAT_Pos) õTIMER_EXTCTL_CNTPHASE_Pos (0) öTIMER_EXTCTL_CNTPHASE_Msk (0x1ul << TIMER_EXTCTL_CNTPHASE_Pos) øTIMER_EXTCTL_CAPEDGE_Pos (1) ùTIMER_EXTCTL_CAPEDGE_Msk (0x3ul << TIMER_EXTCTL_CAPEDGE_Pos) ûTIMER_EXTCTL_CAPEN_Pos (3) üTIMER_EXTCTL_CAPEN_Msk (0x1ul << TIMER_EXTCTL_CAPEN_Pos) þTIMER_EXTCTL_CAPFUNCS_Pos (4) ÿTIMER_EXTCTL_CAPFUNCS_Msk (0x1ul << TIMER_EXTCTL_CAPFUNCS_Pos) TIMER_EXTCTL_CAPIEN_Pos (5) TIMER_EXTCTL_CAPIEN_Msk (0x1ul << TIMER_EXTCTL_CAPIEN_Pos) TIMER_EXTCTL_CAPDBEN_Pos (6)
TIMER_EXTCTL_CAPDBEN_Msk (0x1ul << TIMER_EXTCTL_CAPDBEN_Pos) TIMER_EXTCTL_CNTDBEN_Pos (7) TIMER_EXTCTL_CNTDBEN_Msk (0x1ul << TIMER_EXTCTL_CNTDBEN_Pos) TIMER_EXTCTL_CAPSEL_Pos (8) TIMER_EXTCTL_CAPSEL_Msk (0x1ul << TIMER_EXTCTL_CAPSEL_Pos) TIMER_EXTCTL_ACMPSSEL_Pos (9) TIMER_EXTCTL_ACMPSSEL_Msk (0x1ul << TIMER_EXTCTL_ACMPSSEL_Pos) TIMER_EINTSTS_CAPIF_Pos (0) TIMER_EINTSTS_CAPIF_Msk (0x1ul << TIMER_EINTSTS_CAPIF_Pos) TIMER_EINTSTS_CAPF_Pos (1) TIMER_EINTSTS_CAPF_Msk (0x1ul << TIMER_EINTSTS_CAPF_Pos) §TRIM_MEASURE_TUNING_EN_Pos (0) ¨TRIM_MEASURE_TUNING_EN_Msk (0x1ul << TRIM_MEASURE_TUNING_EN_Pos) ©TRIM_COARSE_TUNING_EN_Pos (1) ªTRIM_COARSE_TUNING_EN_Msk (0x1ul << TRIM_COARSE_TUNING_EN_Pos) «TRIM_FINE_TUNING_EN_Pos (2) ¬TRIM_FINE_TUNING_EN_Msk (0x1ul << TRIM_FINE_TUNING_EN_Pos) ¯TRIM_COARSE_CODE_Pos (0) °TRIM_COARSE_CODE_Msk (0xful << TRIM_COARSE_CODE_Pos) ±TRIM_FINE_CODE_Pos (8) ²TRIM_FINE_CODE_Msk (0xfful << TRIM_FINE_CODE_Pos) ³TRIM_BIT_WIDTH_Pos (16) ´TRIM_BIT_WIDTH_Msk (0x7ul << TRIM_BIT_WIDTH_Pos) ·TRIM_CLRL_RELATION_Pos (0) ¸TRIM_CLRL_RELATION_Msk (0x1ul << TRIM_CLRL_RELATION_Pos) ¹TRIM_CLRL_EARLY_TERM_EN_Pos (1) ºTRIM_CLRL_EARLY_TERM_EN_Msk (0x1ul << TRIM_CLRL_EARLY_TERM_EN_Pos) »TRIM_CLRL_FAIL_CLAC_FLAG_Pos (2) ¼TRIM_CLRL_FAIL_CLAC_FLAG_Msk (0x1ul << TRIM_CLRL_FAIL_CLAC_FLAG_Pos) ½TRIM_CLRL_CODE_STEP_Pos (8) ¾TRIM_CLRL_CODE_STEP_Msk (0xfful << TRIM_CLRL_CODE_STEP_Pos) ¿TRIM_CLRL_ERR_RANGE_Pos (16) ÀTRIM_CLRL_ERR_RANGE_Msk (0xfffful << TRIM_CLRL_ERR_RANGE_Pos) ÃTRIM_INT_EN_Pos (0) ÄTRIM_INT_EN_Msk (0x1ul << TRIM_INT_EN_Pos) ÅTRIM_INT_MEASURE_STOP_Pos (1) ÆTRIM_INT_MEASURE_STOP_Msk (0x1ul << TRIM_INT_MEASURE_STOP_Pos) ÇTRIM_FLAG_MEASURE_STOP_Pos (2) ÈTRIM_FLAG_MEASURE_STOP_Msk (0x1ul << TRIM_FLAG_MEASURE_STOP_Pos) ÉTRIM_INT_CTUNE_STOP_Pos (3) ÊTRIM_INT_CTUNE_STOP_Msk (0x1ul << TRIM_INT_CTUNE_STOP_Pos) ËTRIM_FLAG_CTUNE_STOP_Pos (4) ÌTRIM_FLAG_CTUNE_STOP_Msk (0x1ul << TRIM_FLAG_CTUNE_STOP_Pos) ÍTRIM_INT_FTUNE_STOP_Pos (5) ÎTRIM_INT_FTUNE_STOP_Msk (0x1ul << TRIM_INT_FTUNE_STOP_Pos) ÏTRIM_FLAG_FTUNE_STOP_Pos (6) ÐTRIM_FLAG_FTUNE_STOP_Msk (0x1ul << TRIM_FLAG_FTUNE_STOP_Pos) ÑTRIM_INT_OVERFLOW_Pos (9) ÒTRIM_INT_OVERFLOW_Msk (0x1ul << TRIM_INT_OVERFLOW_Pos) ÓTRIM_FLAG_OVERFLOW_Pos (10) ÔTRIM_FLAG_OVERFLOW_Msk (0x1ul << TRIM_FLAG_OVERFLOW_Pos) ÚTRIM_CALC_CNT_Pos (0) ÛTRIM_CALC_CNT_Msk (0xFFFFFFul << TRIM_INT_EN_Pos) ÜTRIM_CALC_WATI_CNT_Pos (24) ÝTRIM_CALC_WATI_CNT_Msk (0xFFul << TRIM_CALC_WATI_CNT_Pos) ·GP_MODE_MODE0_Pos (0) ¸GP_MODE_MODE0_Msk (0x3ul << GP_MODE_MODE0_Pos) ºGP_MODE_MODE1_Pos (2) »GP_MODE_MODE1_Msk (0x3ul << GP_MODE_MODE1_Pos) ½GP_MODE_MODE2_Pos (4) ¾GP_MODE_MODE2_Msk (0x3ul << GP_MODE_MODE2_Pos) ÀGP_MODE_MODE3_Pos (6) ÁGP_MODE_MODE3_Msk (0x3ul << GP_MODE_MODE3_Pos) ÃGP_MODE_MODE4_Pos (8) ÄGP_MODE_MODE4_Msk (0x3ul << GP_MODE_MODE4_Pos) ÆGP_MODE_MODE5_Pos (10) ÇGP_MODE_MODE5_Msk (0x3ul << GP_MODE_MODE5_Pos) ÉGP_DINOFF_DINOFF0_Pos (16) ÊGP_DINOFF_DINOFF0_Msk (0x1ul << GP_DINOFF_DINOFF0_Pos) ÌGP_DINOFF_DINOFF1_Pos (17) ÍGP_DINOFF_DINOFF1_Msk (0x1ul << GP_DINOFF_DINOFF1_Pos) ÏGP_DINOFF_DINOFF2_Pos (18) ÐGP_DINOFF_DINOFF2_Msk (0x1ul << GP_DINOFF_DINOFF2_Pos) ÒGP_DINOFF_DINOFF3_Pos (19) ÓGP_DINOFF_DINOFF3_Msk (0x1ul << GP_DINOFF_DINOFF3_Pos) ÕGP_DINOFF_DINOFF4_Pos (20) ÖGP_DINOFF_DINOFF4_Msk (0x1ul << GP_DINOFF_DINOFF4_Pos) ØGP_DINOFF_DINOFF5_Pos (21) ÙGP_DINOFF_DINOFF5_Msk (0x1ul << GP_DINOFF_DINOFF5_Pos) ÛGP_DINOFF_DINOFF6_Pos (22) ÜGP_DINOFF_DINOFF6_Msk (0x1ul << GP_DINOFF_DINOFF6_Pos) ÞGP_DINOFF_DINOFF7_Pos (23) ßGP_DINOFF_DINOFF7_Msk (0x1ul << GP_DINOFF_DINOFF7_Pos) áGP_DOUT_DOUT0_Pos (0) âGP_DOUT_DOUT0_Msk (0x1ul << GP_DOUT_DOUT0_Pos) äGP_DOUT_DOUT1_Pos (1) åGP_DOUT_DOUT1_Msk (0x1ul << GP_DOUT_DOUT1_Pos) çGP_DOUT_DOUT2_Pos (2) èGP_DOUT_DOUT2_Msk (0x1ul << GP_DOUT_DOUT2_Pos) êGP_DOUT_DOUT3_Pos (3) ëGP_DOUT_DOUT3_Msk (0x1ul << GP_DOUT_DOUT3_Pos) íGP_DOUT_DOUT4_Pos (4) îGP_DOUT_DOUT4_Msk (0x1ul << GP_DOUT_DOUT4_Pos) ðGP_DOUT_DOUT5_Pos (5) ñGP_DOUT_DOUT5_Msk (0x1ul << GP_DOUT_DOUT5_Pos) óGP_DOUT_DOUT6_Pos (6) ôGP_DOUT_DOUT6_Msk (0x1ul << GP_DOUT_DOUT6_Pos) öGP_DOUT_DOUT7_Pos (7) ÷GP_DOUT_DOUT7_Msk (0x1ul << GP_DOUT_DOUT7_Pos) ùGP_DATMSK_DATMSK0_Pos (0) úGP_DATMSK_DATMSK0_Msk (0x1ul << GP_DATMSK_DATMSK0_Pos) üGP_DATMSK_DATMSK1_Pos (1) ýGP_DATMSK_DATMSK1_Msk (0x1ul << GP_DATMSK_DATMSK1_Pos) ÿGP_DATMSK_DATMSK2_Pos (2) GP_DATMSK_DATMSK2_Msk (0x1ul << GP_DATMSK_DATMSK2_Pos) GP_DATMSK_DATMSK3_Pos (3) GP_DATMSK_DATMSK3_Msk (0x1ul << GP_DATMSK_DATMSK3_Pos)
GP_DATMSK_DATMSK4_Pos (4) GP_DATMSK_DATMSK4_Msk (0x1ul << GP_DATMSK_DATMSK4_Pos) GP_DATMSK_DATMSK5_Pos (5) GP_DATMSK_DATMSK5_Msk (0x1ul << GP_DATMSK_DATMSK5_Pos) GP_DATMSK_DATMSK6_Pos (6) GP_DATMSK_DATMSK6_Msk (0x1ul << GP_DATMSK_DATMSK6_Pos) GP_DATMSK_DATMSK7_Pos (7) GP_DATMSK_DATMSK7_Msk (0x1ul << GP_DATMSK_DATMSK7_Pos) GP_PIN_PIN0_Pos (0) GP_PIN_PIN0_Msk (0x1ul << GP_PIN_PIN0_Pos) GP_PIN_PIN1_Pos (1) GP_PIN_PIN1_Msk (0x1ul << GP_PIN_PIN1_Pos) GP_PIN_PIN2_Pos (2) GP_PIN_PIN2_Msk (0x1ul << GP_PIN_PIN2_Pos) GP_PIN_PIN3_Pos (3) GP_PIN_PIN3_Msk (0x1ul << GP_PIN_PIN3_Pos) GP_PIN_PIN4_Pos (4) GP_PIN_PIN4_Msk (0x1ul << GP_PIN_PIN4_Pos) GP_PIN_PIN5_Pos (5) ¡GP_PIN_PIN5_Msk (0x1ul << GP_PIN_PIN5_Pos) £GP_PIN_PIN6_Pos (6) ¤GP_PIN_PIN6_Msk (0x1ul << GP_PIN_PIN6_Pos) ¦GP_PIN_PIN7_Pos (7) §GP_PIN_PIN7_Msk (0x1ul << GP_PIN_PIN7_Pos) ©GP_DBEN_DBEN0_Pos (0) ªGP_DBEN_DBEN0_Msk (0x1ul << GP_DBEN_DBEN0_Pos) ¬GP_DBEN_DBEN1_Pos (1) GP_DBEN_DBEN1_Msk (0x1ul << GP_DBEN_DBEN1_Pos) ¯GP_DBEN_DBEN2_Pos (2) °GP_DBEN_DBEN2_Msk (0x1ul << GP_DBEN_DBEN2_Pos) ²GP_DBEN_DBEN3_Pos (3) ³GP_DBEN_DBEN3_Msk (0x1ul << GP_DBEN_DBEN3_Pos) µGP_DBEN_DBEN4_Pos (4) ¶GP_DBEN_DBEN4_Msk (0x1ul << GP_DBEN_DBEN4_Pos) ¸GP_DBEN_DBEN5_Pos (5) ¹GP_DBEN_DBEN5_Msk (0x1ul << GP_DBEN_DBEN5_Pos) »GP_DBEN_DBEN6_Pos (6) ¼GP_DBEN_DBEN6_Msk (0x1ul << GP_DBEN_DBEN6_Pos) ¾GP_DBEN_DBEN7_Pos (7) ¿GP_DBEN_DBEN7_Msk (0x1ul << GP_DBEN_DBEN7_Pos) ÁGP_INTTYPE_TYPE0_Pos (0) ÂGP_INTTYPE_TYPE0_Msk (0x1ul << GP_INTTYPE_TYPE0_Pos) ÄGP_INTTYPE_TYPE1_Pos (1) ÅGP_INTTYPE_TYPE1_Msk (0x1ul << GP_INTTYPE_TYPE1_Pos) ÇGP_INTTYPE_TYPE2_Pos (2) ÈGP_INTTYPE_TYPE2_Msk (0x1ul << GP_INTTYPE_TYPE2_Pos) ÊGP_INTTYPE_TYPE3_Pos (3) ËGP_INTTYPE_TYPE3_Msk (0x1ul << GP_INTTYPE_TYPE3_Pos) ÍGP_INTTYPE_TYPE4_Pos (4) ÎGP_INTTYPE_TYPE4_Msk (0x1ul << GP_INTTYPE_TYPE4_Pos) ÐGP_INTTYPE_TYPE5_Pos (5) ÑGP_INTTYPE_TYPE5_Msk (0x1ul << GP_INTTYPE_TYPE5_Pos) ÓGP_INTTYPE_TYPE6_Pos (6) ÔGP_INTTYPE_TYPE6_Msk (0x1ul << GP_INTTYPE_TYPE6_Pos) ÖGP_INTTYPE_TYPE7_Pos (7) ×GP_INTTYPE_TYPE7_Msk (0x1ul << GP_INTTYPE_TYPE7_Pos) ÙGP_INTEN_FLIEN0_Pos (0) ÚGP_INTEN_FLIEN0_Msk (0x1ul << GP_INTEN_FLIEN0_Pos) ÜGP_INTEN_FLIEN1_Pos (1) ÝGP_INTEN_FLIEN1_Msk (0x1ul << GP_INTEN_FLIEN1_Pos) ßGP_INTEN_FLIEN2_Pos (2) àGP_INTEN_FLIEN2_Msk (0x1ul << GP_INTEN_FLIEN2_Pos) âGP_INTEN_FLIEN3_Pos (3) ãGP_INTEN_FLIEN3_Msk (0x1ul << GP_INTEN_FLIEN3_Pos) åGP_INTEN_FLIEN4_Pos (4) æGP_INTEN_FLIEN4_Msk (0x1ul << GP_INTEN_FLIEN4_Pos) èGP_INTEN_FLIEN5_Pos (5) éGP_INTEN_FLIEN5_Msk (0x1ul << GP_INTEN_FLIEN5_Pos) ëGP_INTEN_FLIEN6_Pos (6) ìGP_INTEN_FLIEN6_Msk (0x1ul << GP_INTEN_FLIEN6_Pos) îGP_INTEN_FLIEN7_Pos (7) ïGP_INTEN_FLIEN7_Msk (0x1ul << GP_INTEN_FLIEN7_Pos) ñGP_INTEN_RHIEN0_Pos (16) òGP_INTEN_RHIEN0_Msk (0x1ul << GP_INTEN_RHIEN0_Pos) ôGP_INTEN_RHIEN1_Pos (17) õGP_INTEN_RHIEN1_Msk (0x1ul << GP_INTEN_RHIEN1_Pos) ÷GP_INTEN_RHIEN2_Pos (18) øGP_INTEN_RHIEN2_Msk (0x1ul << GP_INTEN_RHIEN2_Pos) úGP_INTEN_RHIEN3_Pos (19) ûGP_INTEN_RHIEN3_Msk (0x1ul << GP_INTEN_RHIEN3_Pos) ýGP_INTEN_RHIEN4_Pos (20) þGP_INTEN_RHIEN4_Msk (0x1ul << GP_INTEN_RHIEN4_Pos) GP_INTEN_RHIEN5_Pos (21) GP_INTEN_RHIEN5_Msk (0x1ul << GP_INTEN_RHIEN5_Pos) GP_INTEN_RHIEN6_Pos (22) GP_INTEN_RHIEN6_Msk (0x1ul << GP_INTEN_RHIEN6_Pos) GP_INTEN_RHIEN7_Pos (23) GP_INTEN_RHIEN7_Msk (0x1ul << GP_INTEN_RHIEN7_Pos) GP_INTSRC_INTSRC0_Pos (0) GP_INTSRC_INTSRC0_Msk (0x1ul << GP_INTSRC_INTSRC0_Pos) GP_INTSRC_INTSRC1_Pos (1) GP_INTSRC_INTSRC1_Msk (0x1ul << GP_INTSRC_INTSRC1_Pos) GP_INTSRC_INTSRC2_Pos (2) GP_INTSRC_INTSRC2_Msk (0x1ul << GP_INTSRC_INTSRC2_Pos) GP_INTSRC_INTSRC3_Pos (3) GP_INTSRC_INTSRC3_Msk (0x1ul << GP_INTSRC_INTSRC3_Pos) GP_INTSRC_INTSRC4_Pos (4) GP_INTSRC_INTSRC4_Msk (0x1ul << GP_INTSRC_INTSRC4_Pos) GP_INTSRC_INTSRC5_Pos (5) GP_INTSRC_INTSRC5_Msk (0x1ul << GP_INTSRC_INTSRC5_Pos) GP_INTSRC_INTSRC6_Pos (6) GP_INTSRC_INTSRC6_Msk (0x1ul << GP_INTSRC_INTSRC6_Pos) GP_INTSRC_INTSRC7_Pos (7) GP_INTSRC_INTSRC7_Msk (0x1ul << GP_INTSRC_INTSRC7_Pos) ¡GP_INTSRC_INTSRC8_Pos (8) ¢GP_INTSRC_INTSRC8_Msk (0x1ul << GP_INTSRC_INTSRC8_Pos) ¤GP_INTSRC_INTSRC9_Pos (9) ¥GP_INTSRC_INTSRC9_Msk (0x1ul << GP_INTSRC_INTSRC9_Pos) §GP_INTSRC_INTSRC10_Pos (10) ¨GP_INTSRC_INTSRC10_Msk (0x1ul << GP_INTSRC_INTSRC10_Pos) ªGP_INTSRC_INTSRC11_Pos (11) «GP_INTSRC_INTSRC11_Msk (0x1ul << GP_INTSRC_INTSRC11_Pos) GP_INTSRC_INTSRC12_Pos (12) ®GP_INTSRC_INTSRC12_Msk (0x1ul << GP_INTSRC_INTSRC12_Pos) °GP_INTSRC_INTSRC13_Pos (13) ±GP_INTSRC_INTSRC13_Msk (0x1ul << GP_INTSRC_INTSRC13_Pos) ³GP_INTSRC_INTSRC14_Pos (14) ´GP_INTSRC_INTSRC14_Msk (0x1ul << GP_INTSRC_INTSRC14_Pos) ¶GP_INTSRC_INTSRC15_Pos (15) ·GP_INTSRC_INTSRC15_Msk (0x1ul << GP_INTSRC_INTSRC15_Pos) ¹GP_MODE_MODE0_Pos (0) ºGP_MODE_MODE0_Msk (0x3ul << GP_MODE_MODE0_Pos) ¼GP_MODE_MODE1_Pos (2) ½GP_MODE_MODE1_Msk (0x3ul << GP_MODE_MODE1_Pos) ¿GP_MODE_MODE2_Pos (4) ÀGP_MODE_MODE2_Msk (0x3ul << GP_MODE_MODE2_Pos) ÂGP_MODE_MODE3_Pos (6) ÃGP_MODE_MODE3_Msk (0x3ul << GP_MODE_MODE3_Pos) ÅGP_MODE_MODE4_Pos (8) ÆGP_MODE_MODE4_Msk (0x3ul << GP_MODE_MODE4_Pos) ÈGP_MODE_MODE5_Pos (10) ÉGP_MODE_MODE5_Msk (0x3ul << GP_MODE_MODE5_Pos) ËGP_DINOFF_DINOFF0_Pos (16) ÌGP_DINOFF_DINOFF0_Msk (0x1ul << GP_DINOFF_DINOFF0_Pos) ÎGP_DINOFF_DINOFF1_Pos (17) ÏGP_DINOFF_DINOFF1_Msk (0x1ul << GP_DINOFF_DINOFF1_Pos) ÑGP_DINOFF_DINOFF2_Pos (18) ÒGP_DINOFF_DINOFF2_Msk (0x1ul << GP_DINOFF_DINOFF2_Pos) ÔGP_DINOFF_DINOFF3_Pos (19) ÕGP_DINOFF_DINOFF3_Msk (0x1ul << GP_DINOFF_DINOFF3_Pos) ×GP_DINOFF_DINOFF4_Pos (20) ØGP_DINOFF_DINOFF4_Msk (0x1ul << GP_DINOFF_DINOFF4_Pos) ÚGP_DINOFF_DINOFF5_Pos (21) ÛGP_DINOFF_DINOFF5_Msk (0x1ul << GP_DINOFF_DINOFF5_Pos) ÝGP_DINOFF_DINOFF6_Pos (22) ÞGP_DINOFF_DINOFF6_Msk (0x1ul << GP_DINOFF_DINOFF6_Pos) àGP_DINOFF_DINOFF7_Pos (23) áGP_DINOFF_DINOFF7_Msk (0x1ul << GP_DINOFF_DINOFF7_Pos) ãGP_DOUT_DOUT0_Pos (0) äGP_DOUT_DOUT0_Msk (0x1ul << GP_DOUT_DOUT0_Pos) æGP_DOUT_DOUT1_Pos (1) çGP_DOUT_DOUT1_Msk (0x1ul << GP_DOUT_DOUT1_Pos) éGP_DOUT_DOUT2_Pos (2) êGP_DOUT_DOUT2_Msk (0x1ul << GP_DOUT_DOUT2_Pos) ìGP_DOUT_DOUT3_Pos (3) íGP_DOUT_DOUT3_Msk (0x1ul << GP_DOUT_DOUT3_Pos) ïGP_DOUT_DOUT4_Pos (4) ðGP_DOUT_DOUT4_Msk (0x1ul << GP_DOUT_DOUT4_Pos) òGP_DOUT_DOUT5_Pos (5) óGP_DOUT_DOUT5_Msk (0x1ul << GP_DOUT_DOUT5_Pos) õGP_DOUT_DOUT6_Pos (6) öGP_DOUT_DOUT6_Msk (0x1ul << GP_DOUT_DOUT6_Pos) øGP_DOUT_DOUT7_Pos (7) ùGP_DOUT_DOUT7_Msk (0x1ul << GP_DOUT_DOUT7_Pos) ûGP_DATMSK_DATMSK0_Pos (0) üGP_DATMSK_DATMSK0_Msk (0x1ul << GP_DATMSK_DATMSK0_Pos) þGP_DATMSK_DATMSK1_Pos (1) ÿGP_DATMSK_DATMSK1_Msk (0x1ul << GP_DATMSK_DATMSK1_Pos) GP_DATMSK_DATMSK2_Pos (2) GP_DATMSK_DATMSK2_Msk (0x1ul << GP_DATMSK_DATMSK2_Pos) GP_DATMSK_DATMSK3_Pos (3)
GP_DATMSK_DATMSK3_Msk (0x1ul << GP_DATMSK_DATMSK3_Pos) GP_DATMSK_DATMSK4_Pos (4) GP_DATMSK_DATMSK4_Msk (0x1ul << GP_DATMSK_DATMSK4_Pos) GP_DATMSK_DATMSK5_Pos (5) GP_DATMSK_DATMSK5_Msk (0x1ul << GP_DATMSK_DATMSK5_Pos) GP_DATMSK_DATMSK6_Pos (6) GP_DATMSK_DATMSK6_Msk (0x1ul << GP_DATMSK_DATMSK6_Pos) GP_DATMSK_DATMSK7_Pos (7) GP_DATMSK_DATMSK7_Msk (0x1ul << GP_DATMSK_DATMSK7_Pos) GP_PIN_PIN0_Pos (0) GP_PIN_PIN0_Msk (0x1ul << GP_PIN_PIN0_Pos) GP_PIN_PIN1_Pos (1) GP_PIN_PIN1_Msk (0x1ul << GP_PIN_PIN1_Pos) GP_PIN_PIN2_Pos (2) GP_PIN_PIN2_Msk (0x1ul << GP_PIN_PIN2_Pos) GP_PIN_PIN3_Pos (3) GP_PIN_PIN3_Msk (0x1ul << GP_PIN_PIN3_Pos) GP_PIN_PIN4_Pos (4) GP_PIN_PIN4_Msk (0x1ul << GP_PIN_PIN4_Pos) ¢GP_PIN_PIN5_Pos (5) £GP_PIN_PIN5_Msk (0x1ul << GP_PIN_PIN5_Pos) ¥GP_PIN_PIN6_Pos (6) ¦GP_PIN_PIN6_Msk (0x1ul << GP_PIN_PIN6_Pos) ¨GP_PIN_PIN7_Pos (7) ©GP_PIN_PIN7_Msk (0x1ul << GP_PIN_PIN7_Pos) «GP_DBEN_DBEN0_Pos (0) ¬GP_DBEN_DBEN0_Msk (0x1ul << GP_DBEN_DBEN0_Pos) ®GP_DBEN_DBEN1_Pos (1) ¯GP_DBEN_DBEN1_Msk (0x1ul << GP_DBEN_DBEN1_Pos) ±GP_DBEN_DBEN2_Pos (2) ²GP_DBEN_DBEN2_Msk (0x1ul << GP_DBEN_DBEN2_Pos) ´GP_DBEN_DBEN3_Pos (3) µGP_DBEN_DBEN3_Msk (0x1ul << GP_DBEN_DBEN3_Pos) ·GP_DBEN_DBEN4_Pos (4) ¸GP_DBEN_DBEN4_Msk (0x1ul << GP_DBEN_DBEN4_Pos) ºGP_DBEN_DBEN5_Pos (5) »GP_DBEN_DBEN5_Msk (0x1ul << GP_DBEN_DBEN5_Pos) ½GP_DBEN_DBEN6_Pos (6) ¾GP_DBEN_DBEN6_Msk (0x1ul << GP_DBEN_DBEN6_Pos) ÀGP_DBEN_DBEN7_Pos (7) ÁGP_DBEN_DBEN7_Msk (0x1ul << GP_DBEN_DBEN7_Pos) ÃGP_INTTYPE_TYPE0_Pos (0) ÄGP_INTTYPE_TYPE0_Msk (0x1ul << GP_INTTYPE_TYPE0_Pos) ÆGP_INTTYPE_TYPE1_Pos (1) ÇGP_INTTYPE_TYPE1_Msk (0x1ul << GP_INTTYPE_TYPE1_Pos) ÉGP_INTTYPE_TYPE2_Pos (2) ÊGP_INTTYPE_TYPE2_Msk (0x1ul << GP_INTTYPE_TYPE2_Pos) ÌGP_INTTYPE_TYPE3_Pos (3) ÍGP_INTTYPE_TYPE3_Msk (0x1ul << GP_INTTYPE_TYPE3_Pos) ÏGP_INTTYPE_TYPE4_Pos (4) ÐGP_INTTYPE_TYPE4_Msk (0x1ul << GP_INTTYPE_TYPE4_Pos) ÒGP_INTTYPE_TYPE5_Pos (5) ÓGP_INTTYPE_TYPE5_Msk (0x1ul << GP_INTTYPE_TYPE5_Pos) ÕGP_INTTYPE_TYPE6_Pos (6) ÖGP_INTTYPE_TYPE6_Msk (0x1ul << GP_INTTYPE_TYPE6_Pos) ØGP_INTTYPE_TYPE7_Pos (7) ÙGP_INTTYPE_TYPE7_Msk (0x1ul << GP_INTTYPE_TYPE7_Pos) ÛGP_INTEN_FLIEN0_Pos (0) ÜGP_INTEN_FLIEN0_Msk (0x1ul << GP_INTEN_FLIEN0_Pos) ÞGP_INTEN_FLIEN1_Pos (1) ßGP_INTEN_FLIEN1_Msk (0x1ul << GP_INTEN_FLIEN1_Pos) áGP_INTEN_FLIEN2_Pos (2) âGP_INTEN_FLIEN2_Msk (0x1ul << GP_INTEN_FLIEN2_Pos) äGP_INTEN_FLIEN3_Pos (3) åGP_INTEN_FLIEN3_Msk (0x1ul << GP_INTEN_FLIEN3_Pos) çGP_INTEN_FLIEN4_Pos (4) èGP_INTEN_FLIEN4_Msk (0x1ul << GP_INTEN_FLIEN4_Pos) êGP_INTEN_FLIEN5_Pos (5) ëGP_INTEN_FLIEN5_Msk (0x1ul << GP_INTEN_FLIEN5_Pos) íGP_INTEN_FLIEN6_Pos (6) îGP_INTEN_FLIEN6_Msk (0x1ul << GP_INTEN_FLIEN6_Pos) ðGP_INTEN_FLIEN7_Pos (7) ñGP_INTEN_FLIEN7_Msk (0x1ul << GP_INTEN_FLIEN7_Pos) óGP_INTEN_RHIEN0_Pos (16) ôGP_INTEN_RHIEN0_Msk (0x1ul << GP_INTEN_RHIEN0_Pos) öGP_INTEN_RHIEN1_Pos (17) ÷GP_INTEN_RHIEN1_Msk (0x1ul << GP_INTEN_RHIEN1_Pos) ùGP_INTEN_RHIEN2_Pos (18) úGP_INTEN_RHIEN2_Msk (0x1ul << GP_INTEN_RHIEN2_Pos) üGP_INTEN_RHIEN3_Pos (19) ýGP_INTEN_RHIEN3_Msk (0x1ul << GP_INTEN_RHIEN3_Pos) ÿGP_INTEN_RHIEN4_Pos (20) GP_INTEN_RHIEN4_Msk (0x1ul << GP_INTEN_RHIEN4_Pos) GP_INTEN_RHIEN5_Pos (21) GP_INTEN_RHIEN5_Msk (0x1ul << GP_INTEN_RHIEN5_Pos)
GP_INTEN_RHIEN6_Pos (22) GP_INTEN_RHIEN6_Msk (0x1ul << GP_INTEN_RHIEN6_Pos) GP_INTEN_RHIEN7_Pos (23) GP_INTEN_RHIEN7_Msk (0x1ul << GP_INTEN_RHIEN7_Pos) GP_INTSRC_INTSRC0_Pos (0) GP_INTSRC_INTSRC0_Msk (0x1ul << GP_INTSRC_INTSRC0_Pos) GP_INTSRC_INTSRC1_Pos (1) GP_INTSRC_INTSRC1_Msk (0x1ul << GP_INTSRC_INTSRC1_Pos) GP_INTSRC_INTSRC2_Pos (2) GP_INTSRC_INTSRC2_Msk (0x1ul << GP_INTSRC_INTSRC2_Pos) GP_INTSRC_INTSRC3_Pos (3) GP_INTSRC_INTSRC3_Msk (0x1ul << GP_INTSRC_INTSRC3_Pos) GP_INTSRC_INTSRC4_Pos (4) GP_INTSRC_INTSRC4_Msk (0x1ul << GP_INTSRC_INTSRC4_Pos) GP_INTSRC_INTSRC5_Pos (5) GP_INTSRC_INTSRC5_Msk (0x1ul << GP_INTSRC_INTSRC5_Pos) GP_INTSRC_INTSRC6_Pos (6) GP_INTSRC_INTSRC6_Msk (0x1ul << GP_INTSRC_INTSRC6_Pos) GP_INTSRC_INTSRC7_Pos (7) ¡GP_INTSRC_INTSRC7_Msk (0x1ul << GP_INTSRC_INTSRC7_Pos) £GP_INTSRC_INTSRC8_Pos (8) ¤GP_INTSRC_INTSRC8_Msk (0x1ul << GP_INTSRC_INTSRC8_Pos) ¦GP_INTSRC_INTSRC9_Pos (9) §GP_INTSRC_INTSRC9_Msk (0x1ul << GP_INTSRC_INTSRC9_Pos) ©GP_INTSRC_INTSRC10_Pos (10) ªGP_INTSRC_INTSRC10_Msk (0x1ul << GP_INTSRC_INTSRC10_Pos) ¬GP_INTSRC_INTSRC11_Pos (11) GP_INTSRC_INTSRC11_Msk (0x1ul << GP_INTSRC_INTSRC11_Pos) ¯GP_INTSRC_INTSRC12_Pos (12) °GP_INTSRC_INTSRC12_Msk (0x1ul << GP_INTSRC_INTSRC12_Pos) ²GP_INTSRC_INTSRC13_Pos (13) ³GP_INTSRC_INTSRC13_Msk (0x1ul << GP_INTSRC_INTSRC13_Pos) µGP_INTSRC_INTSRC14_Pos (14) ¶GP_INTSRC_INTSRC14_Msk (0x1ul << GP_INTSRC_INTSRC14_Pos) ¸GP_INTSRC_INTSRC15_Pos (15) ¹GP_INTSRC_INTSRC15_Msk (0x1ul << GP_INTSRC_INTSRC15_Pos) »GP_MODE_MODE0_Pos (0) ¼GP_MODE_MODE0_Msk (0x3ul << GP_MODE_MODE0_Pos) ¾GP_MODE_MODE1_Pos (2) ¿GP_MODE_MODE1_Msk (0x3ul << GP_MODE_MODE1_Pos) ÁGP_MODE_MODE2_Pos (4) ÂGP_MODE_MODE2_Msk (0x3ul << GP_MODE_MODE2_Pos) ÄGP_MODE_MODE3_Pos (6) ÅGP_MODE_MODE3_Msk (0x3ul << GP_MODE_MODE3_Pos) ÇGP_MODE_MODE4_Pos (8) ÈGP_MODE_MODE4_Msk (0x3ul << GP_MODE_MODE4_Pos) ÊGP_MODE_MODE5_Pos (10) ËGP_MODE_MODE5_Msk (0x3ul << GP_MODE_MODE5_Pos) ÍGP_DINOFF_DINOFF0_Pos (16) ÎGP_DINOFF_DINOFF0_Msk (0x1ul << GP_DINOFF_DINOFF0_Pos) ÐGP_DINOFF_DINOFF1_Pos (17) ÑGP_DINOFF_DINOFF1_Msk (0x1ul << GP_DINOFF_DINOFF1_Pos) ÓGP_DINOFF_DINOFF2_Pos (18) ÔGP_DINOFF_DINOFF2_Msk (0x1ul << GP_DINOFF_DINOFF2_Pos) ÖGP_DINOFF_DINOFF3_Pos (19) ×GP_DINOFF_DINOFF3_Msk (0x1ul << GP_DINOFF_DINOFF3_Pos) ÙGP_DINOFF_DINOFF4_Pos (20) ÚGP_DINOFF_DINOFF4_Msk (0x1ul << GP_DINOFF_DINOFF4_Pos) ÜGP_DINOFF_DINOFF5_Pos (21) ÝGP_DINOFF_DINOFF5_Msk (0x1ul << GP_DINOFF_DINOFF5_Pos) ßGP_DINOFF_DINOFF6_Pos (22) àGP_DINOFF_DINOFF6_Msk (0x1ul << GP_DINOFF_DINOFF6_Pos) âGP_DINOFF_DINOFF7_Pos (23) ãGP_DINOFF_DINOFF7_Msk (0x1ul << GP_DINOFF_DINOFF7_Pos) åGP_DOUT_DOUT0_Pos (0) æGP_DOUT_DOUT0_Msk (0x1ul << GP_DOUT_DOUT0_Pos) èGP_DOUT_DOUT1_Pos (1) éGP_DOUT_DOUT1_Msk (0x1ul << GP_DOUT_DOUT1_Pos) ëGP_DOUT_DOUT2_Pos (2) ìGP_DOUT_DOUT2_Msk (0x1ul << GP_DOUT_DOUT2_Pos) îGP_DOUT_DOUT3_Pos (3) ïGP_DOUT_DOUT3_Msk (0x1ul << GP_DOUT_DOUT3_Pos) ñGP_DOUT_DOUT4_Pos (4) òGP_DOUT_DOUT4_Msk (0x1ul << GP_DOUT_DOUT4_Pos) ôGP_DOUT_DOUT5_Pos (5) õGP_DOUT_DOUT5_Msk (0x1ul << GP_DOUT_DOUT5_Pos) ÷GP_DOUT_DOUT6_Pos (6) øGP_DOUT_DOUT6_Msk (0x1ul << GP_DOUT_DOUT6_Pos) úGP_DOUT_DOUT7_Pos (7) ûGP_DOUT_DOUT7_Msk (0x1ul << GP_DOUT_DOUT7_Pos) ýGP_DATMSK_DATMSK0_Pos (0) þGP_DATMSK_DATMSK0_Msk (0x1ul << GP_DATMSK_DATMSK0_Pos) GP_DATMSK_DATMSK1_Pos (1) GP_DATMSK_DATMSK1_Msk (0x1ul << GP_DATMSK_DATMSK1_Pos) GP_DATMSK_DATMSK2_Pos (2) GP_DATMSK_DATMSK2_Msk (0x1ul << GP_DATMSK_DATMSK2_Pos) GP_DATMSK_DATMSK3_Pos (3) GP_DATMSK_DATMSK3_Msk (0x1ul << GP_DATMSK_DATMSK3_Pos) GP_DATMSK_DATMSK4_Pos (4) GP_DATMSK_DATMSK4_Msk (0x1ul << GP_DATMSK_DATMSK4_Pos) GP_DATMSK_DATMSK5_Pos (5) GP_DATMSK_DATMSK5_Msk (0x1ul << GP_DATMSK_DATMSK5_Pos) GP_DATMSK_DATMSK6_Pos (6) GP_DATMSK_DATMSK6_Msk (0x1ul << GP_DATMSK_DATMSK6_Pos) GP_DATMSK_DATMSK7_Pos (7) GP_DATMSK_DATMSK7_Msk (0x1ul << GP_DATMSK_DATMSK7_Pos) GP_PIN_PIN0_Pos (0) GP_PIN_PIN0_Msk (0x1ul << GP_PIN_PIN0_Pos) GP_PIN_PIN1_Pos (1) GP_PIN_PIN1_Msk (0x1ul << GP_PIN_PIN1_Pos) GP_PIN_PIN2_Pos (2) GP_PIN_PIN2_Msk (0x1ul << GP_PIN_PIN2_Pos) GP_PIN_PIN3_Pos (3) GP_PIN_PIN3_Msk (0x1ul << GP_PIN_PIN3_Pos) ¡GP_PIN_PIN4_Pos (4) ¢GP_PIN_PIN4_Msk (0x1ul << GP_PIN_PIN4_Pos) ¤GP_PIN_PIN5_Pos (5) ¥GP_PIN_PIN5_Msk (0x1ul << GP_PIN_PIN5_Pos) §GP_PIN_PIN6_Pos (6) ¨GP_PIN_PIN6_Msk (0x1ul << GP_PIN_PIN6_Pos) ªGP_PIN_PIN7_Pos (7) «GP_PIN_PIN7_Msk (0x1ul << GP_PIN_PIN7_Pos) GP_DBEN_DBEN0_Pos (0) ®GP_DBEN_DBEN0_Msk (0x1ul << GP_DBEN_DBEN0_Pos) °GP_DBEN_DBEN1_Pos (1) ±GP_DBEN_DBEN1_Msk (0x1ul << GP_DBEN_DBEN1_Pos) ³GP_DBEN_DBEN2_Pos (2) ´GP_DBEN_DBEN2_Msk (0x1ul << GP_DBEN_DBEN2_Pos) ¶GP_DBEN_DBEN3_Pos (3) ·GP_DBEN_DBEN3_Msk (0x1ul << GP_DBEN_DBEN3_Pos) ¹GP_DBEN_DBEN4_Pos (4) ºGP_DBEN_DBEN4_Msk (0x1ul << GP_DBEN_DBEN4_Pos) ¼GP_DBEN_DBEN5_Pos (5) ½GP_DBEN_DBEN5_Msk (0x1ul << GP_DBEN_DBEN5_Pos) ¿GP_DBEN_DBEN6_Pos (6) ÀGP_DBEN_DBEN6_Msk (0x1ul << GP_DBEN_DBEN6_Pos) ÂGP_DBEN_DBEN7_Pos (7) ÃGP_DBEN_DBEN7_Msk (0x1ul << GP_DBEN_DBEN7_Pos) ÅGP_INTTYPE_TYPE0_Pos (0) ÆGP_INTTYPE_TYPE0_Msk (0x1ul << GP_INTTYPE_TYPE0_Pos) ÈGP_INTTYPE_TYPE1_Pos (1) ÉGP_INTTYPE_TYPE1_Msk (0x1ul << GP_INTTYPE_TYPE1_Pos) ËGP_INTTYPE_TYPE2_Pos (2) ÌGP_INTTYPE_TYPE2_Msk (0x1ul << GP_INTTYPE_TYPE2_Pos) ÎGP_INTTYPE_TYPE3_Pos (3) ÏGP_INTTYPE_TYPE3_Msk (0x1ul << GP_INTTYPE_TYPE3_Pos) ÑGP_INTTYPE_TYPE4_Pos (4) ÒGP_INTTYPE_TYPE4_Msk (0x1ul << GP_INTTYPE_TYPE4_Pos) ÔGP_INTTYPE_TYPE5_Pos (5) ÕGP_INTTYPE_TYPE5_Msk (0x1ul << GP_INTTYPE_TYPE5_Pos) ×GP_INTTYPE_TYPE6_Pos (6) ØGP_INTTYPE_TYPE6_Msk (0x1ul << GP_INTTYPE_TYPE6_Pos) ÚGP_INTTYPE_TYPE7_Pos (7) ÛGP_INTTYPE_TYPE7_Msk (0x1ul << GP_INTTYPE_TYPE7_Pos) ÝGP_INTEN_FLIEN0_Pos (0) ÞGP_INTEN_FLIEN0_Msk (0x1ul << GP_INTEN_FLIEN0_Pos) àGP_INTEN_FLIEN1_Pos (1) áGP_INTEN_FLIEN1_Msk (0x1ul << GP_INTEN_FLIEN1_Pos) ãGP_INTEN_FLIEN2_Pos (2) äGP_INTEN_FLIEN2_Msk (0x1ul << GP_INTEN_FLIEN2_Pos) æGP_INTEN_FLIEN3_Pos (3) çGP_INTEN_FLIEN3_Msk (0x1ul << GP_INTEN_FLIEN3_Pos) éGP_INTEN_FLIEN4_Pos (4) êGP_INTEN_FLIEN4_Msk (0x1ul << GP_INTEN_FLIEN4_Pos) ìGP_INTEN_FLIEN5_Pos (5) íGP_INTEN_FLIEN5_Msk (0x1ul << GP_INTEN_FLIEN5_Pos) ïGP_INTEN_FLIEN6_Pos (6) ðGP_INTEN_FLIEN6_Msk (0x1ul << GP_INTEN_FLIEN6_Pos) òGP_INTEN_FLIEN7_Pos (7) óGP_INTEN_FLIEN7_Msk (0x1ul << GP_INTEN_FLIEN7_Pos) õGP_INTEN_RHIEN0_Pos (16) öGP_INTEN_RHIEN0_Msk (0x1ul << GP_INTEN_RHIEN0_Pos) øGP_INTEN_RHIEN1_Pos (17) ùGP_INTEN_RHIEN1_Msk (0x1ul << GP_INTEN_RHIEN1_Pos) ûGP_INTEN_RHIEN2_Pos (18) üGP_INTEN_RHIEN2_Msk (0x1ul << GP_INTEN_RHIEN2_Pos) þGP_INTEN_RHIEN3_Pos (19) ÿGP_INTEN_RHIEN3_Msk (0x1ul << GP_INTEN_RHIEN3_Pos) GP_INTEN_RHIEN4_Pos (20) GP_INTEN_RHIEN4_Msk (0x1ul << GP_INTEN_RHIEN4_Pos) GP_INTEN_RHIEN5_Pos (21)
GP_INTEN_RHIEN5_Msk (0x1ul << GP_INTEN_RHIEN5_Pos) GP_INTEN_RHIEN6_Pos (22) GP_INTEN_RHIEN6_Msk (0x1ul << GP_INTEN_RHIEN6_Pos) GP_INTEN_RHIEN7_Pos (23) GP_INTEN_RHIEN7_Msk (0x1ul << GP_INTEN_RHIEN7_Pos) GP_INTSRC_INTSRC0_Pos (0) GP_INTSRC_INTSRC0_Msk (0x1ul << GP_INTSRC_INTSRC0_Pos) GP_INTSRC_INTSRC1_Pos (1) GP_INTSRC_INTSRC1_Msk (0x1ul << GP_INTSRC_INTSRC1_Pos) GP_INTSRC_INTSRC2_Pos (2) GP_INTSRC_INTSRC2_Msk (0x1ul << GP_INTSRC_INTSRC2_Pos) GP_INTSRC_INTSRC3_Pos (3) GP_INTSRC_INTSRC3_Msk (0x1ul << GP_INTSRC_INTSRC3_Pos) GP_INTSRC_INTSRC4_Pos (4) GP_INTSRC_INTSRC4_Msk (0x1ul << GP_INTSRC_INTSRC4_Pos) GP_INTSRC_INTSRC5_Pos (5) GP_INTSRC_INTSRC5_Msk (0x1ul << GP_INTSRC_INTSRC5_Pos) GP_INTSRC_INTSRC6_Pos (6) GP_INTSRC_INTSRC6_Msk (0x1ul << GP_INTSRC_INTSRC6_Pos) ¢GP_INTSRC_INTSRC7_Pos (7) £GP_INTSRC_INTSRC7_Msk (0x1ul << GP_INTSRC_INTSRC7_Pos) ¥GP_INTSRC_INTSRC8_Pos (8) ¦GP_INTSRC_INTSRC8_Msk (0x1ul << GP_INTSRC_INTSRC8_Pos) ¨GP_INTSRC_INTSRC9_Pos (9) ©GP_INTSRC_INTSRC9_Msk (0x1ul << GP_INTSRC_INTSRC9_Pos) «GP_INTSRC_INTSRC10_Pos (10) ¬GP_INTSRC_INTSRC10_Msk (0x1ul << GP_INTSRC_INTSRC10_Pos) ®GP_INTSRC_INTSRC11_Pos (11) ¯GP_INTSRC_INTSRC11_Msk (0x1ul << GP_INTSRC_INTSRC11_Pos) ±GP_INTSRC_INTSRC12_Pos (12) ²GP_INTSRC_INTSRC12_Msk (0x1ul << GP_INTSRC_INTSRC12_Pos) ´GP_INTSRC_INTSRC13_Pos (13) µGP_INTSRC_INTSRC13_Msk (0x1ul << GP_INTSRC_INTSRC13_Pos) ·GP_INTSRC_INTSRC14_Pos (14) ¸GP_INTSRC_INTSRC14_Msk (0x1ul << GP_INTSRC_INTSRC14_Pos) ºGP_INTSRC_INTSRC15_Pos (15) »GP_INTSRC_INTSRC15_Msk (0x1ul << GP_INTSRC_INTSRC15_Pos) ½GP_MODE_MODE0_Pos (0) ¾GP_MODE_MODE0_Msk (0x3ul << GP_MODE_MODE0_Pos) ÀGP_MODE_MODE1_Pos (2) ÁGP_MODE_MODE1_Msk (0x3ul << GP_MODE_MODE1_Pos) ÃGP_MODE_MODE2_Pos (4) ÄGP_MODE_MODE2_Msk (0x3ul << GP_MODE_MODE2_Pos) ÆGP_MODE_MODE3_Pos (6) ÇGP_MODE_MODE3_Msk (0x3ul << GP_MODE_MODE3_Pos) ÉGP_MODE_MODE4_Pos (8) ÊGP_MODE_MODE4_Msk (0x3ul << GP_MODE_MODE4_Pos) ÌGP_MODE_MODE5_Pos (10) ÍGP_MODE_MODE5_Msk (0x3ul << GP_MODE_MODE5_Pos) ÏGP_DINOFF_DINOFF0_Pos (16) ÐGP_DINOFF_DINOFF0_Msk (0x1ul << GP_DINOFF_DINOFF0_Pos) ÒGP_DINOFF_DINOFF1_Pos (17) ÓGP_DINOFF_DINOFF1_Msk (0x1ul << GP_DINOFF_DINOFF1_Pos) ÕGP_DINOFF_DINOFF2_Pos (18) ÖGP_DINOFF_DINOFF2_Msk (0x1ul << GP_DINOFF_DINOFF2_Pos) ØGP_DINOFF_DINOFF3_Pos (19) ÙGP_DINOFF_DINOFF3_Msk (0x1ul << GP_DINOFF_DINOFF3_Pos) ÛGP_DINOFF_DINOFF4_Pos (20) ÜGP_DINOFF_DINOFF4_Msk (0x1ul << GP_DINOFF_DINOFF4_Pos) ÞGP_DINOFF_DINOFF5_Pos (21) ßGP_DINOFF_DINOFF5_Msk (0x1ul << GP_DINOFF_DINOFF5_Pos) áGP_DINOFF_DINOFF6_Pos (22) âGP_DINOFF_DINOFF6_Msk (0x1ul << GP_DINOFF_DINOFF6_Pos) äGP_DINOFF_DINOFF7_Pos (23) åGP_DINOFF_DINOFF7_Msk (0x1ul << GP_DINOFF_DINOFF7_Pos) çGP_DOUT_DOUT0_Pos (0) èGP_DOUT_DOUT0_Msk (0x1ul << GP_DOUT_DOUT0_Pos) êGP_DOUT_DOUT1_Pos (1) ëGP_DOUT_DOUT1_Msk (0x1ul << GP_DOUT_DOUT1_Pos) íGP_DOUT_DOUT2_Pos (2) îGP_DOUT_DOUT2_Msk (0x1ul << GP_DOUT_DOUT2_Pos) ðGP_DOUT_DOUT3_Pos (3) ñGP_DOUT_DOUT3_Msk (0x1ul << GP_DOUT_DOUT3_Pos) óGP_DOUT_DOUT4_Pos (4) ôGP_DOUT_DOUT4_Msk (0x1ul << GP_DOUT_DOUT4_Pos) öGP_DOUT_DOUT5_Pos (5) ÷GP_DOUT_DOUT5_Msk (0x1ul << GP_DOUT_DOUT5_Pos) ùGP_DOUT_DOUT6_Pos (6) úGP_DOUT_DOUT6_Msk (0x1ul << GP_DOUT_DOUT6_Pos) üGP_DOUT_DOUT7_Pos (7) ýGP_DOUT_DOUT7_Msk (0x1ul << GP_DOUT_DOUT7_Pos) ÿGP_DATMSK_DATMSK0_Pos (0) GP_DATMSK_DATMSK0_Msk (0x1ul << GP_DATMSK_DATMSK0_Pos) GP_DATMSK_DATMSK1_Pos (1) GP_DATMSK_DATMSK1_Msk (0x1ul << GP_DATMSK_DATMSK1_Pos)
GP_DATMSK_DATMSK2_Pos (2) GP_DATMSK_DATMSK2_Msk (0x1ul << GP_DATMSK_DATMSK2_Pos) GP_DATMSK_DATMSK3_Pos (3) GP_DATMSK_DATMSK3_Msk (0x1ul << GP_DATMSK_DATMSK3_Pos) GP_DATMSK_DATMSK4_Pos (4) GP_DATMSK_DATMSK4_Msk (0x1ul << GP_DATMSK_DATMSK4_Pos) GP_DATMSK_DATMSK5_Pos (5) GP_DATMSK_DATMSK5_Msk (0x1ul << GP_DATMSK_DATMSK5_Pos) GP_DATMSK_DATMSK6_Pos (6) GP_DATMSK_DATMSK6_Msk (0x1ul << GP_DATMSK_DATMSK6_Pos) GP_DATMSK_DATMSK7_Pos (7) GP_DATMSK_DATMSK7_Msk (0x1ul << GP_DATMSK_DATMSK7_Pos) GP_PIN_PIN0_Pos (0) GP_PIN_PIN0_Msk (0x1ul << GP_PIN_PIN0_Pos) GP_PIN_PIN1_Pos (1) GP_PIN_PIN1_Msk (0x1ul << GP_PIN_PIN1_Pos) GP_PIN_PIN2_Pos (2) GP_PIN_PIN2_Msk (0x1ul << GP_PIN_PIN2_Pos) GP_PIN_PIN3_Pos (3) ¡GP_PIN_PIN3_Msk (0x1ul << GP_PIN_PIN3_Pos) £GP_PIN_PIN4_Pos (4) ¤GP_PIN_PIN4_Msk (0x1ul << GP_PIN_PIN4_Pos) ¦GP_PIN_PIN5_Pos (5) §GP_PIN_PIN5_Msk (0x1ul << GP_PIN_PIN5_Pos) ©GP_PIN_PIN6_Pos (6) ªGP_PIN_PIN6_Msk (0x1ul << GP_PIN_PIN6_Pos) ¬GP_PIN_PIN7_Pos (7) GP_PIN_PIN7_Msk (0x1ul << GP_PIN_PIN7_Pos) ¯GP_DBEN_DBEN0_Pos (0) °GP_DBEN_DBEN0_Msk (0x1ul << GP_DBEN_DBEN0_Pos) ²GP_DBEN_DBEN1_Pos (1) ³GP_DBEN_DBEN1_Msk (0x1ul << GP_DBEN_DBEN1_Pos) µGP_DBEN_DBEN2_Pos (2) ¶GP_DBEN_DBEN2_Msk (0x1ul << GP_DBEN_DBEN2_Pos) ¸GP_DBEN_DBEN3_Pos (3) ¹GP_DBEN_DBEN3_Msk (0x1ul << GP_DBEN_DBEN3_Pos) »GP_DBEN_DBEN4_Pos (4) ¼GP_DBEN_DBEN4_Msk (0x1ul << GP_DBEN_DBEN4_Pos) ¾GP_DBEN_DBEN5_Pos (5) ¿GP_DBEN_DBEN5_Msk (0x1ul << GP_DBEN_DBEN5_Pos) ÁGP_DBEN_DBEN6_Pos (6) ÂGP_DBEN_DBEN6_Msk (0x1ul << GP_DBEN_DBEN6_Pos) ÄGP_DBEN_DBEN7_Pos (7) ÅGP_DBEN_DBEN7_Msk (0x1ul << GP_DBEN_DBEN7_Pos) ÇGP_INTTYPE_TYPE0_Pos (0) ÈGP_INTTYPE_TYPE0_Msk (0x1ul << GP_INTTYPE_TYPE0_Pos) ÊGP_INTTYPE_TYPE1_Pos (1) ËGP_INTTYPE_TYPE1_Msk (0x1ul << GP_INTTYPE_TYPE1_Pos) ÍGP_INTTYPE_TYPE2_Pos (2) ÎGP_INTTYPE_TYPE2_Msk (0x1ul << GP_INTTYPE_TYPE2_Pos) ÐGP_INTTYPE_TYPE3_Pos (3) ÑGP_INTTYPE_TYPE3_Msk (0x1ul << GP_INTTYPE_TYPE3_Pos) ÓGP_INTTYPE_TYPE4_Pos (4) ÔGP_INTTYPE_TYPE4_Msk (0x1ul << GP_INTTYPE_TYPE4_Pos) ÖGP_INTTYPE_TYPE5_Pos (5) ×GP_INTTYPE_TYPE5_Msk (0x1ul << GP_INTTYPE_TYPE5_Pos) ÙGP_INTTYPE_TYPE6_Pos (6) ÚGP_INTTYPE_TYPE6_Msk (0x1ul << GP_INTTYPE_TYPE6_Pos) ÜGP_INTTYPE_TYPE7_Pos (7) ÝGP_INTTYPE_TYPE7_Msk (0x1ul << GP_INTTYPE_TYPE7_Pos) ßGP_INTEN_FLIEN0_Pos (0) àGP_INTEN_FLIEN0_Msk (0x1ul << GP_INTEN_FLIEN0_Pos) âGP_INTEN_FLIEN1_Pos (1) ãGP_INTEN_FLIEN1_Msk (0x1ul << GP_INTEN_FLIEN1_Pos) åGP_INTEN_FLIEN2_Pos (2) æGP_INTEN_FLIEN2_Msk (0x1ul << GP_INTEN_FLIEN2_Pos) èGP_INTEN_FLIEN3_Pos (3) éGP_INTEN_FLIEN3_Msk (0x1ul << GP_INTEN_FLIEN3_Pos) ëGP_INTEN_FLIEN4_Pos (4) ìGP_INTEN_FLIEN4_Msk (0x1ul << GP_INTEN_FLIEN4_Pos) îGP_INTEN_FLIEN5_Pos (5) ïGP_INTEN_FLIEN5_Msk (0x1ul << GP_INTEN_FLIEN5_Pos) ñGP_INTEN_FLIEN6_Pos (6) òGP_INTEN_FLIEN6_Msk (0x1ul << GP_INTEN_FLIEN6_Pos) ôGP_INTEN_FLIEN7_Pos (7) õGP_INTEN_FLIEN7_Msk (0x1ul << GP_INTEN_FLIEN7_Pos) ÷GP_INTEN_RHIEN0_Pos (16) øGP_INTEN_RHIEN0_Msk (0x1ul << GP_INTEN_RHIEN0_Pos) úGP_INTEN_RHIEN1_Pos (17) ûGP_INTEN_RHIEN1_Msk (0x1ul << GP_INTEN_RHIEN1_Pos) ýGP_INTEN_RHIEN2_Pos (18) þGP_INTEN_RHIEN2_Msk (0x1ul << GP_INTEN_RHIEN2_Pos) GP_INTEN_RHIEN3_Pos (19) GP_INTEN_RHIEN3_Msk (0x1ul << GP_INTEN_RHIEN3_Pos) GP_INTEN_RHIEN4_Pos (20) GP_INTEN_RHIEN4_Msk (0x1ul << GP_INTEN_RHIEN4_Pos) GP_INTEN_RHIEN5_Pos (21) GP_INTEN_RHIEN5_Msk (0x1ul << GP_INTEN_RHIEN5_Pos) GP_INTEN_RHIEN6_Pos (22) GP_INTEN_RHIEN6_Msk (0x1ul << GP_INTEN_RHIEN6_Pos) GP_INTEN_RHIEN7_Pos (23) GP_INTEN_RHIEN7_Msk (0x1ul << GP_INTEN_RHIEN7_Pos) GP_INTSRC_INTSRC0_Pos (0) GP_INTSRC_INTSRC0_Msk (0x1ul << GP_INTSRC_INTSRC0_Pos) GP_INTSRC_INTSRC1_Pos (1) GP_INTSRC_INTSRC1_Msk (0x1ul << GP_INTSRC_INTSRC1_Pos) GP_INTSRC_INTSRC2_Pos (2) GP_INTSRC_INTSRC2_Msk (0x1ul << GP_INTSRC_INTSRC2_Pos) GP_INTSRC_INTSRC3_Pos (3) GP_INTSRC_INTSRC3_Msk (0x1ul << GP_INTSRC_INTSRC3_Pos) GP_INTSRC_INTSRC4_Pos (4) GP_INTSRC_INTSRC4_Msk (0x1ul << GP_INTSRC_INTSRC4_Pos) GP_INTSRC_INTSRC5_Pos (5) GP_INTSRC_INTSRC5_Msk (0x1ul << GP_INTSRC_INTSRC5_Pos) ¡GP_INTSRC_INTSRC6_Pos (6) ¢GP_INTSRC_INTSRC6_Msk (0x1ul << GP_INTSRC_INTSRC6_Pos) ¤GP_INTSRC_INTSRC7_Pos (7) ¥GP_INTSRC_INTSRC7_Msk (0x1ul << GP_INTSRC_INTSRC7_Pos) §GP_INTSRC_INTSRC8_Pos (8) ¨GP_INTSRC_INTSRC8_Msk (0x1ul << GP_INTSRC_INTSRC8_Pos) ªGP_INTSRC_INTSRC9_Pos (9) «GP_INTSRC_INTSRC9_Msk (0x1ul << GP_INTSRC_INTSRC9_Pos) GP_INTSRC_INTSRC10_Pos (10) ®GP_INTSRC_INTSRC10_Msk (0x1ul << GP_INTSRC_INTSRC10_Pos) °GP_INTSRC_INTSRC11_Pos (11) ±GP_INTSRC_INTSRC11_Msk (0x1ul << GP_INTSRC_INTSRC11_Pos) ³GP_INTSRC_INTSRC12_Pos (12) ´GP_INTSRC_INTSRC12_Msk (0x1ul << GP_INTSRC_INTSRC12_Pos) ¶GP_INTSRC_INTSRC13_Pos (13) ·GP_INTSRC_INTSRC13_Msk (0x1ul << GP_INTSRC_INTSRC13_Pos) ¹GP_INTSRC_INTSRC14_Pos (14) ºGP_INTSRC_INTSRC14_Msk (0x1ul << GP_INTSRC_INTSRC14_Pos) ¼GP_INTSRC_INTSRC15_Pos (15) ½GP_INTSRC_INTSRC15_Msk (0x1ul << GP_INTSRC_INTSRC15_Pos) ¿GP_MODE_MODE0_Pos (0) ÀGP_MODE_MODE0_Msk (0x3ul << GP_MODE_MODE0_Pos) ÂGP_MODE_MODE1_Pos (2) ÃGP_MODE_MODE1_Msk (0x3ul << GP_MODE_MODE1_Pos) ÅGP_MODE_MODE2_Pos (4) ÆGP_MODE_MODE2_Msk (0x3ul << GP_MODE_MODE2_Pos) ÈGP_MODE_MODE3_Pos (6) ÉGP_MODE_MODE3_Msk (0x3ul << GP_MODE_MODE3_Pos) ËGP_MODE_MODE4_Pos (8) ÌGP_MODE_MODE4_Msk (0x3ul << GP_MODE_MODE4_Pos) ÎGP_MODE_MODE5_Pos (10) ÏGP_MODE_MODE5_Msk (0x3ul << GP_MODE_MODE5_Pos) ÑGP_DINOFF_DINOFF0_Pos (16) ÒGP_DINOFF_DINOFF0_Msk (0x1ul << GP_DINOFF_DINOFF0_Pos) ÔGP_DINOFF_DINOFF1_Pos (17) ÕGP_DINOFF_DINOFF1_Msk (0x1ul << GP_DINOFF_DINOFF1_Pos) ×GP_DINOFF_DINOFF2_Pos (18) ØGP_DINOFF_DINOFF2_Msk (0x1ul << GP_DINOFF_DINOFF2_Pos) ÚGP_DINOFF_DINOFF3_Pos (19) ÛGP_DINOFF_DINOFF3_Msk (0x1ul << GP_DINOFF_DINOFF3_Pos) ÝGP_DINOFF_DINOFF4_Pos (20) ÞGP_DINOFF_DINOFF4_Msk (0x1ul << GP_DINOFF_DINOFF4_Pos) àGP_DINOFF_DINOFF5_Pos (21) áGP_DINOFF_DINOFF5_Msk (0x1ul << GP_DINOFF_DINOFF5_Pos) ãGP_DINOFF_DINOFF6_Pos (22) äGP_DINOFF_DINOFF6_Msk (0x1ul << GP_DINOFF_DINOFF6_Pos) æGP_DINOFF_DINOFF7_Pos (23) çGP_DINOFF_DINOFF7_Msk (0x1ul << GP_DINOFF_DINOFF7_Pos) éGP_DOUT_DOUT0_Pos (0) êGP_DOUT_DOUT0_Msk (0x1ul << GP_DOUT_DOUT0_Pos) ìGP_DOUT_DOUT1_Pos (1) íGP_DOUT_DOUT1_Msk (0x1ul << GP_DOUT_DOUT1_Pos) ïGP_DOUT_DOUT2_Pos (2) ðGP_DOUT_DOUT2_Msk (0x1ul << GP_DOUT_DOUT2_Pos) òGP_DOUT_DOUT3_Pos (3) óGP_DOUT_DOUT3_Msk (0x1ul << GP_DOUT_DOUT3_Pos) õGP_DOUT_DOUT4_Pos (4) öGP_DOUT_DOUT4_Msk (0x1ul << GP_DOUT_DOUT4_Pos) øGP_DOUT_DOUT5_Pos (5) ùGP_DOUT_DOUT5_Msk (0x1ul << GP_DOUT_DOUT5_Pos) ûGP_DOUT_DOUT6_Pos (6) üGP_DOUT_DOUT6_Msk (0x1ul << GP_DOUT_DOUT6_Pos) þGP_DOUT_DOUT7_Pos (7) ÿGP_DOUT_DOUT7_Msk (0x1ul << GP_DOUT_DOUT7_Pos) GP_DATMSK_DATMSK0_Pos (0) GP_DATMSK_DATMSK0_Msk (0x1ul << GP_DATMSK_DATMSK0_Pos) GP_DATMSK_DATMSK1_Pos (1)
GP_DATMSK_DATMSK1_Msk (0x1ul << GP_DATMSK_DATMSK1_Pos) GP_DATMSK_DATMSK2_Pos (2) GP_DATMSK_DATMSK2_Msk (0x1ul << GP_DATMSK_DATMSK2_Pos) GP_DATMSK_DATMSK3_Pos (3) GP_DATMSK_DATMSK3_Msk (0x1ul << GP_DATMSK_DATMSK3_Pos) GP_DATMSK_DATMSK4_Pos (4) GP_DATMSK_DATMSK4_Msk (0x1ul << GP_DATMSK_DATMSK4_Pos) GP_DATMSK_DATMSK5_Pos (5) GP_DATMSK_DATMSK5_Msk (0x1ul << GP_DATMSK_DATMSK5_Pos) GP_DATMSK_DATMSK6_Pos (6) GP_DATMSK_DATMSK6_Msk (0x1ul << GP_DATMSK_DATMSK6_Pos) GP_DATMSK_DATMSK7_Pos (7) GP_DATMSK_DATMSK7_Msk (0x1ul << GP_DATMSK_DATMSK7_Pos) GP_PIN_PIN0_Pos (0) GP_PIN_PIN0_Msk (0x1ul << GP_PIN_PIN0_Pos) GP_PIN_PIN1_Pos (1) GP_PIN_PIN1_Msk (0x1ul << GP_PIN_PIN1_Pos) GP_PIN_PIN2_Pos (2) GP_PIN_PIN2_Msk (0x1ul << GP_PIN_PIN2_Pos) ¢GP_PIN_PIN3_Pos (3) £GP_PIN_PIN3_Msk (0x1ul << GP_PIN_PIN3_Pos) ¥GP_PIN_PIN4_Pos (4) ¦GP_PIN_PIN4_Msk (0x1ul << GP_PIN_PIN4_Pos) ¨GP_PIN_PIN5_Pos (5) ©GP_PIN_PIN5_Msk (0x1ul << GP_PIN_PIN5_Pos) «GP_PIN_PIN6_Pos (6) ¬GP_PIN_PIN6_Msk (0x1ul << GP_PIN_PIN6_Pos) ®GP_PIN_PIN7_Pos (7) ¯GP_PIN_PIN7_Msk (0x1ul << GP_PIN_PIN7_Pos) ±GP_DBEN_DBEN0_Pos (0) ²GP_DBEN_DBEN0_Msk (0x1ul << GP_DBEN_DBEN0_Pos) ´GP_DBEN_DBEN1_Pos (1) µGP_DBEN_DBEN1_Msk (0x1ul << GP_DBEN_DBEN1_Pos) ·GP_DBEN_DBEN2_Pos (2) ¸GP_DBEN_DBEN2_Msk (0x1ul << GP_DBEN_DBEN2_Pos) ºGP_DBEN_DBEN3_Pos (3) »GP_DBEN_DBEN3_Msk (0x1ul << GP_DBEN_DBEN3_Pos) ½GP_DBEN_DBEN4_Pos (4) ¾GP_DBEN_DBEN4_Msk (0x1ul << GP_DBEN_DBEN4_Pos) ÀGP_DBEN_DBEN5_Pos (5) ÁGP_DBEN_DBEN5_Msk (0x1ul << GP_DBEN_DBEN5_Pos) ÃGP_DBEN_DBEN6_Pos (6) ÄGP_DBEN_DBEN6_Msk (0x1ul << GP_DBEN_DBEN6_Pos) ÆGP_DBEN_DBEN7_Pos (7) ÇGP_DBEN_DBEN7_Msk (0x1ul << GP_DBEN_DBEN7_Pos) ÉGP_INTTYPE_TYPE0_Pos (0) ÊGP_INTTYPE_TYPE0_Msk (0x1ul << GP_INTTYPE_TYPE0_Pos) ÌGP_INTTYPE_TYPE1_Pos (1) ÍGP_INTTYPE_TYPE1_Msk (0x1ul << GP_INTTYPE_TYPE1_Pos) ÏGP_INTTYPE_TYPE2_Pos (2) ÐGP_INTTYPE_TYPE2_Msk (0x1ul << GP_INTTYPE_TYPE2_Pos) ÒGP_INTTYPE_TYPE3_Pos (3) ÓGP_INTTYPE_TYPE3_Msk (0x1ul << GP_INTTYPE_TYPE3_Pos) ÕGP_INTTYPE_TYPE4_Pos (4) ÖGP_INTTYPE_TYPE4_Msk (0x1ul << GP_INTTYPE_TYPE4_Pos) ØGP_INTTYPE_TYPE5_Pos (5) ÙGP_INTTYPE_TYPE5_Msk (0x1ul << GP_INTTYPE_TYPE5_Pos) ÛGP_INTTYPE_TYPE6_Pos (6) ÜGP_INTTYPE_TYPE6_Msk (0x1ul << GP_INTTYPE_TYPE6_Pos) ÞGP_INTTYPE_TYPE7_Pos (7) ßGP_INTTYPE_TYPE7_Msk (0x1ul << GP_INTTYPE_TYPE7_Pos) áGP_INTEN_FLIEN0_Pos (0) âGP_INTEN_FLIEN0_Msk (0x1ul << GP_INTEN_FLIEN0_Pos) äGP_INTEN_FLIEN1_Pos (1) åGP_INTEN_FLIEN1_Msk (0x1ul << GP_INTEN_FLIEN1_Pos) çGP_INTEN_FLIEN2_Pos (2) èGP_INTEN_FLIEN2_Msk (0x1ul << GP_INTEN_FLIEN2_Pos) êGP_INTEN_FLIEN3_Pos (3) ëGP_INTEN_FLIEN3_Msk (0x1ul << GP_INTEN_FLIEN3_Pos) íGP_INTEN_FLIEN4_Pos (4) îGP_INTEN_FLIEN4_Msk (0x1ul << GP_INTEN_FLIEN4_Pos) ðGP_INTEN_FLIEN5_Pos (5) ñGP_INTEN_FLIEN5_Msk (0x1ul << GP_INTEN_FLIEN5_Pos) óGP_INTEN_FLIEN6_Pos (6) ôGP_INTEN_FLIEN6_Msk (0x1ul << GP_INTEN_FLIEN6_Pos) öGP_INTEN_FLIEN7_Pos (7) ÷GP_INTEN_FLIEN7_Msk (0x1ul << GP_INTEN_FLIEN7_Pos) ùGP_INTEN_RHIEN0_Pos (16) úGP_INTEN_RHIEN0_Msk (0x1ul << GP_INTEN_RHIEN0_Pos) üGP_INTEN_RHIEN1_Pos (17) ýGP_INTEN_RHIEN1_Msk (0x1ul << GP_INTEN_RHIEN1_Pos) ÿGP_INTEN_RHIEN2_Pos (18) GP_INTEN_RHIEN2_Msk (0x1ul << GP_INTEN_RHIEN2_Pos) GP_INTEN_RHIEN3_Pos (19) GP_INTEN_RHIEN3_Msk (0x1ul << GP_INTEN_RHIEN3_Pos)
GP_INTEN_RHIEN4_Pos (20) GP_INTEN_RHIEN4_Msk (0x1ul << GP_INTEN_RHIEN4_Pos) GP_INTEN_RHIEN5_Pos (21) GP_INTEN_RHIEN5_Msk (0x1ul << GP_INTEN_RHIEN5_Pos) GP_INTEN_RHIEN6_Pos (22) GP_INTEN_RHIEN6_Msk (0x1ul << GP_INTEN_RHIEN6_Pos) GP_INTEN_RHIEN7_Pos (23) GP_INTEN_RHIEN7_Msk (0x1ul << GP_INTEN_RHIEN7_Pos) GP_INTSRC_INTSRC0_Pos (0) GP_INTSRC_INTSRC0_Msk (0x1ul << GP_INTSRC_INTSRC0_Pos) GP_INTSRC_INTSRC1_Pos (1) GP_INTSRC_INTSRC1_Msk (0x1ul << GP_INTSRC_INTSRC1_Pos) GP_INTSRC_INTSRC2_Pos (2) GP_INTSRC_INTSRC2_Msk (0x1ul << GP_INTSRC_INTSRC2_Pos) GP_INTSRC_INTSRC3_Pos (3) GP_INTSRC_INTSRC3_Msk (0x1ul << GP_INTSRC_INTSRC3_Pos) GP_INTSRC_INTSRC4_Pos (4) GP_INTSRC_INTSRC4_Msk (0x1ul << GP_INTSRC_INTSRC4_Pos) GP_INTSRC_INTSRC5_Pos (5) ¡GP_INTSRC_INTSRC5_Msk (0x1ul << GP_INTSRC_INTSRC5_Pos) £GP_INTSRC_INTSRC6_Pos (6) ¤GP_INTSRC_INTSRC6_Msk (0x1ul << GP_INTSRC_INTSRC6_Pos) ¦GP_INTSRC_INTSRC7_Pos (7) §GP_INTSRC_INTSRC7_Msk (0x1ul << GP_INTSRC_INTSRC7_Pos) ©GP_INTSRC_INTSRC8_Pos (8) ªGP_INTSRC_INTSRC8_Msk (0x1ul << GP_INTSRC_INTSRC8_Pos) ¬GP_INTSRC_INTSRC9_Pos (9) GP_INTSRC_INTSRC9_Msk (0x1ul << GP_INTSRC_INTSRC9_Pos) ¯GP_INTSRC_INTSRC10_Pos (10) °GP_INTSRC_INTSRC10_Msk (0x1ul << GP_INTSRC_INTSRC10_Pos) ²GP_INTSRC_INTSRC11_Pos (11) ³GP_INTSRC_INTSRC11_Msk (0x1ul << GP_INTSRC_INTSRC11_Pos) µGP_INTSRC_INTSRC12_Pos (12) ¶GP_INTSRC_INTSRC12_Msk (0x1ul << GP_INTSRC_INTSRC12_Pos) ¸GP_INTSRC_INTSRC13_Pos (13) ¹GP_INTSRC_INTSRC13_Msk (0x1ul << GP_INTSRC_INTSRC13_Pos) »GP_INTSRC_INTSRC14_Pos (14) ¼GP_INTSRC_INTSRC14_Msk (0x1ul << GP_INTSRC_INTSRC14_Pos) ¾GP_INTSRC_INTSRC15_Pos (15) ¿GP_INTSRC_INTSRC15_Msk (0x1ul << GP_INTSRC_INTSRC15_Pos) ÁGP_MODE_MODE0_Pos (0) ÂGP_MODE_MODE0_Msk (0x3ul << GP_MODE_MODE0_Pos) ÄGP_MODE_MODE1_Pos (2) ÅGP_MODE_MODE1_Msk (0x3ul << GP_MODE_MODE1_Pos) ÇGP_MODE_MODE2_Pos (4) ÈGP_MODE_MODE2_Msk (0x3ul << GP_MODE_MODE2_Pos) ÊGP_MODE_MODE3_Pos (6) ËGP_MODE_MODE3_Msk (0x3ul << GP_MODE_MODE3_Pos) ÍGP_MODE_MODE4_Pos (8) ÎGP_MODE_MODE4_Msk (0x3ul << GP_MODE_MODE4_Pos) ÐGP_MODE_MODE5_Pos (10) ÑGP_MODE_MODE5_Msk (0x3ul << GP_MODE_MODE5_Pos) ÓGP_DINOFF_DINOFF0_Pos (16) ÔGP_DINOFF_DINOFF0_Msk (0x1ul << GP_DINOFF_DINOFF0_Pos) ÖGP_DINOFF_DINOFF1_Pos (17) ×GP_DINOFF_DINOFF1_Msk (0x1ul << GP_DINOFF_DINOFF1_Pos) ÙGP_DINOFF_DINOFF2_Pos (18) ÚGP_DINOFF_DINOFF2_Msk (0x1ul << GP_DINOFF_DINOFF2_Pos) ÜGP_DINOFF_DINOFF3_Pos (19) ÝGP_DINOFF_DINOFF3_Msk (0x1ul << GP_DINOFF_DINOFF3_Pos) ßGP_DINOFF_DINOFF4_Pos (20) àGP_DINOFF_DINOFF4_Msk (0x1ul << GP_DINOFF_DINOFF4_Pos) âGP_DINOFF_DINOFF5_Pos (21) ãGP_DINOFF_DINOFF5_Msk (0x1ul << GP_DINOFF_DINOFF5_Pos) åGP_DINOFF_DINOFF6_Pos (22) æGP_DINOFF_DINOFF6_Msk (0x1ul << GP_DINOFF_DINOFF6_Pos) èGP_DINOFF_DINOFF7_Pos (23) éGP_DINOFF_DINOFF7_Msk (0x1ul << GP_DINOFF_DINOFF7_Pos) ëGP_DOUT_DOUT0_Pos (0) ìGP_DOUT_DOUT0_Msk (0x1ul << GP_DOUT_DOUT0_Pos) îGP_DOUT_DOUT1_Pos (1) ïGP_DOUT_DOUT1_Msk (0x1ul << GP_DOUT_DOUT1_Pos) ñGP_DOUT_DOUT2_Pos (2) òGP_DOUT_DOUT2_Msk (0x1ul << GP_DOUT_DOUT2_Pos) ôGP_DOUT_DOUT3_Pos (3) õGP_DOUT_DOUT3_Msk (0x1ul << GP_DOUT_DOUT3_Pos) ÷GP_DOUT_DOUT4_Pos (4) øGP_DOUT_DOUT4_Msk (0x1ul << GP_DOUT_DOUT4_Pos) úGP_DOUT_DOUT5_Pos (5) ûGP_DOUT_DOUT5_Msk (0x1ul << GP_DOUT_DOUT5_Pos) ýGP_DOUT_DOUT6_Pos (6) þGP_DOUT_DOUT6_Msk (0x1ul << GP_DOUT_DOUT6_Pos) GP_DOUT_DOUT7_Pos (7) GP_DOUT_DOUT7_Msk (0x1ul << GP_DOUT_DOUT7_Pos) GP_DATMSK_DATMSK0_Pos (0) GP_DATMSK_DATMSK0_Msk (0x1ul << GP_DATMSK_DATMSK0_Pos) GP_DATMSK_DATMSK1_Pos (1) GP_DATMSK_DATMSK1_Msk (0x1ul << GP_DATMSK_DATMSK1_Pos) GP_DATMSK_DATMSK2_Pos (2) GP_DATMSK_DATMSK2_Msk (0x1ul << GP_DATMSK_DATMSK2_Pos) GP_DATMSK_DATMSK3_Pos (3) GP_DATMSK_DATMSK3_Msk (0x1ul << GP_DATMSK_DATMSK3_Pos) GP_DATMSK_DATMSK4_Pos (4) GP_DATMSK_DATMSK4_Msk (0x1ul << GP_DATMSK_DATMSK4_Pos) GP_DATMSK_DATMSK5_Pos (5) GP_DATMSK_DATMSK5_Msk (0x1ul << GP_DATMSK_DATMSK5_Pos) GP_DATMSK_DATMSK6_Pos (6) GP_DATMSK_DATMSK6_Msk (0x1ul << GP_DATMSK_DATMSK6_Pos) GP_DATMSK_DATMSK7_Pos (7) GP_DATMSK_DATMSK7_Msk (0x1ul << GP_DATMSK_DATMSK7_Pos) GP_PIN_PIN0_Pos (0) GP_PIN_PIN0_Msk (0x1ul << GP_PIN_PIN0_Pos) GP_PIN_PIN1_Pos (1) GP_PIN_PIN1_Msk (0x1ul << GP_PIN_PIN1_Pos) ¡GP_PIN_PIN2_Pos (2) ¢GP_PIN_PIN2_Msk (0x1ul << GP_PIN_PIN2_Pos) ¤GP_PIN_PIN3_Pos (3) ¥GP_PIN_PIN3_Msk (0x1ul << GP_PIN_PIN3_Pos) §GP_PIN_PIN4_Pos (4) ¨GP_PIN_PIN4_Msk (0x1ul << GP_PIN_PIN4_Pos) ªGP_PIN_PIN5_Pos (5) «GP_PIN_PIN5_Msk (0x1ul << GP_PIN_PIN5_Pos) GP_PIN_PIN6_Pos (6) ®GP_PIN_PIN6_Msk (0x1ul << GP_PIN_PIN6_Pos) °GP_PIN_PIN7_Pos (7) ±GP_PIN_PIN7_Msk (0x1ul << GP_PIN_PIN7_Pos) ³GP_DBEN_DBEN0_Pos (0) ´GP_DBEN_DBEN0_Msk (0x1ul << GP_DBEN_DBEN0_Pos) ¶GP_DBEN_DBEN1_Pos (1) ·GP_DBEN_DBEN1_Msk (0x1ul << GP_DBEN_DBEN1_Pos) ¹GP_DBEN_DBEN2_Pos (2) ºGP_DBEN_DBEN2_Msk (0x1ul << GP_DBEN_DBEN2_Pos) ¼GP_DBEN_DBEN3_Pos (3) ½GP_DBEN_DBEN3_Msk (0x1ul << GP_DBEN_DBEN3_Pos) ¿GP_DBEN_DBEN4_Pos (4) ÀGP_DBEN_DBEN4_Msk (0x1ul << GP_DBEN_DBEN4_Pos) ÂGP_DBEN_DBEN5_Pos (5) ÃGP_DBEN_DBEN5_Msk (0x1ul << GP_DBEN_DBEN5_Pos) ÅGP_DBEN_DBEN6_Pos (6) ÆGP_DBEN_DBEN6_Msk (0x1ul << GP_DBEN_DBEN6_Pos) ÈGP_DBEN_DBEN7_Pos (7) ÉGP_DBEN_DBEN7_Msk (0x1ul << GP_DBEN_DBEN7_Pos) ËGP_INTTYPE_TYPE0_Pos (0) ÌGP_INTTYPE_TYPE0_Msk (0x1ul << GP_INTTYPE_TYPE0_Pos) ÎGP_INTTYPE_TYPE1_Pos (1) ÏGP_INTTYPE_TYPE1_Msk (0x1ul << GP_INTTYPE_TYPE1_Pos) ÑGP_INTTYPE_TYPE2_Pos (2) ÒGP_INTTYPE_TYPE2_Msk (0x1ul << GP_INTTYPE_TYPE2_Pos) ÔGP_INTTYPE_TYPE3_Pos (3) ÕGP_INTTYPE_TYPE3_Msk (0x1ul << GP_INTTYPE_TYPE3_Pos) ×GP_INTTYPE_TYPE4_Pos (4) ØGP_INTTYPE_TYPE4_Msk (0x1ul << GP_INTTYPE_TYPE4_Pos) ÚGP_INTTYPE_TYPE5_Pos (5) ÛGP_INTTYPE_TYPE5_Msk (0x1ul << GP_INTTYPE_TYPE5_Pos) ÝGP_INTTYPE_TYPE6_Pos (6) ÞGP_INTTYPE_TYPE6_Msk (0x1ul << GP_INTTYPE_TYPE6_Pos) àGP_INTTYPE_TYPE7_Pos (7) áGP_INTTYPE_TYPE7_Msk (0x1ul << GP_INTTYPE_TYPE7_Pos) ãGP_INTEN_FLIEN0_Pos (0) äGP_INTEN_FLIEN0_Msk (0x1ul << GP_INTEN_FLIEN0_Pos) æGP_INTEN_FLIEN1_Pos (1) çGP_INTEN_FLIEN1_Msk (0x1ul << GP_INTEN_FLIEN1_Pos) éGP_INTEN_FLIEN2_Pos (2) êGP_INTEN_FLIEN2_Msk (0x1ul << GP_INTEN_FLIEN2_Pos) ìGP_INTEN_FLIEN3_Pos (3) íGP_INTEN_FLIEN3_Msk (0x1ul << GP_INTEN_FLIEN3_Pos) ïGP_INTEN_FLIEN4_Pos (4) ðGP_INTEN_FLIEN4_Msk (0x1ul << GP_INTEN_FLIEN4_Pos) òGP_INTEN_FLIEN5_Pos (5) óGP_INTEN_FLIEN5_Msk (0x1ul << GP_INTEN_FLIEN5_Pos) õGP_INTEN_FLIEN6_Pos (6) öGP_INTEN_FLIEN6_Msk (0x1ul << GP_INTEN_FLIEN6_Pos) øGP_INTEN_FLIEN7_Pos (7) ùGP_INTEN_FLIEN7_Msk (0x1ul << GP_INTEN_FLIEN7_Pos) ûGP_INTEN_RHIEN0_Pos (16) üGP_INTEN_RHIEN0_Msk (0x1ul << GP_INTEN_RHIEN0_Pos) þGP_INTEN_RHIEN1_Pos (17) ÿGP_INTEN_RHIEN1_Msk (0x1ul << GP_INTEN_RHIEN1_Pos) GP_INTEN_RHIEN2_Pos (18) GP_INTEN_RHIEN2_Msk (0x1ul << GP_INTEN_RHIEN2_Pos) GP_INTEN_RHIEN3_Pos (19)
GP_INTEN_RHIEN3_Msk (0x1ul << GP_INTEN_RHIEN3_Pos) GP_INTEN_RHIEN4_Pos (20) GP_INTEN_RHIEN4_Msk (0x1ul << GP_INTEN_RHIEN4_Pos) GP_INTEN_RHIEN5_Pos (21) GP_INTEN_RHIEN5_Msk (0x1ul << GP_INTEN_RHIEN5_Pos) GP_INTEN_RHIEN6_Pos (22) GP_INTEN_RHIEN6_Msk (0x1ul << GP_INTEN_RHIEN6_Pos) GP_INTEN_RHIEN7_Pos (23) GP_INTEN_RHIEN7_Msk (0x1ul << GP_INTEN_RHIEN7_Pos) GP_INTSRC_INTSRC0_Pos (0) GP_INTSRC_INTSRC0_Msk (0x1ul << GP_INTSRC_INTSRC0_Pos) GP_INTSRC_INTSRC1_Pos (1) GP_INTSRC_INTSRC1_Msk (0x1ul << GP_INTSRC_INTSRC1_Pos) GP_INTSRC_INTSRC2_Pos (2) GP_INTSRC_INTSRC2_Msk (0x1ul << GP_INTSRC_INTSRC2_Pos) GP_INTSRC_INTSRC3_Pos (3) GP_INTSRC_INTSRC3_Msk (0x1ul << GP_INTSRC_INTSRC3_Pos) GP_INTSRC_INTSRC4_Pos (4) GP_INTSRC_INTSRC4_Msk (0x1ul << GP_INTSRC_INTSRC4_Pos) ¢GP_INTSRC_INTSRC5_Pos (5) £GP_INTSRC_INTSRC5_Msk (0x1ul << GP_INTSRC_INTSRC5_Pos) ¥GP_INTSRC_INTSRC6_Pos (6) ¦GP_INTSRC_INTSRC6_Msk (0x1ul << GP_INTSRC_INTSRC6_Pos) ¨GP_INTSRC_INTSRC7_Pos (7) ©GP_INTSRC_INTSRC7_Msk (0x1ul << GP_INTSRC_INTSRC7_Pos) «GP_INTSRC_INTSRC8_Pos (8) ¬GP_INTSRC_INTSRC8_Msk (0x1ul << GP_INTSRC_INTSRC8_Pos) ®GP_INTSRC_INTSRC9_Pos (9) ¯GP_INTSRC_INTSRC9_Msk (0x1ul << GP_INTSRC_INTSRC9_Pos) ±GP_INTSRC_INTSRC10_Pos (10) ²GP_INTSRC_INTSRC10_Msk (0x1ul << GP_INTSRC_INTSRC10_Pos) ´GP_INTSRC_INTSRC11_Pos (11) µGP_INTSRC_INTSRC11_Msk (0x1ul << GP_INTSRC_INTSRC11_Pos) ·GP_INTSRC_INTSRC12_Pos (12) ¸GP_INTSRC_INTSRC12_Msk (0x1ul << GP_INTSRC_INTSRC12_Pos) ºGP_INTSRC_INTSRC13_Pos (13) »GP_INTSRC_INTSRC13_Msk (0x1ul << GP_INTSRC_INTSRC13_Pos) ½GP_INTSRC_INTSRC14_Pos (14) ¾GP_INTSRC_INTSRC14_Msk (0x1ul << GP_INTSRC_INTSRC14_Pos) ÀGP_INTSRC_INTSRC15_Pos (15) ÁGP_INTSRC_INTSRC15_Msk (0x1ul << GP_INTSRC_INTSRC15_Pos) ÃGP_DBCTL_DBCLKSEL_Pos (0) ÄGP_DBCTL_DBCLKSEL_Msk (0xful << GP_DBCTL_DBCLKSEL_Pos) ÆGP_DBCTL_DBCLKSRC_Pos (4) ÇGP_DBCTL_DBCLKSRC_Msk (0x1ul << GP_DBCTL_DBCLKSRC_Pos) ÉGP_DBCTL_ICLKON_Pos (5) ÊGP_DBCTL_ICLKON_Msk (0x1ul << GP_DBCTL_ICLKON_Pos) Ç ADC_DAT_RESULT_Pos (0) È ADC_DAT_RESULT_Msk (0xfffful << ADC_DAT_RESULT_Pos) É ADC_DAT_OV_Pos (16) Ê ADC_DAT_OV_Msk (0x1ul << ADC_DAT_OV_Pos) Ë ADC_DAT_VALID_Pos (17) Ì ADC_DAT_VALID_Msk (0x1ul << ADC_DAT_VALID_Pos) Î ADC_CTL_ADCEN_Pos (0) Ï ADC_CTL_ADCEN_Msk (0x1ul << ADC_CTL_ADCEN_Pos) Ð ADC_CTL_ADCIEN_Pos (1) Ñ ADC_CTL_ADCIEN_Msk (0x1ul << ADC_CTL_ADCIEN_Pos) Ò ADC_CTL_HWTRGSEL_Pos (4) Ó ADC_CTL_HWTRGSEL_Msk (0x3ul << ADC_CTL_HWTRGSEL_Pos) Ô ADC_CTL_HWTRGCOND_Pos (6) Õ ADC_CTL_HWTRGCOND_Msk (0x1ul << ADC_CTL_HWTRGCOND_Pos) Ö ADC_CTL_HWTRGEN_Pos (8) × ADC_CTL_HWTRGEN_Msk (0x1ul << ADC_CTL_HWTRGEN_Pos) Ø ADC_CTL_FIFO_EN_Pos (9) Ù ADC_CTL_FIFO_EN_Msk (0x1ul << ADC_CTL_FIFO_EN_Pos) Ú ADC_CTL_FIFO_THRE_STATE_Pos (10) Û ADC_CTL_FIFO_THRE_STATE_Msk (0x1ul << ADC_CTL_FIFO_THRE_STATE_Pos) Ü ADC_CTL_SWTRG_Pos (11) Ý ADC_CTL_SWTRG_Msk (0x1ul << ADC_CTL_SWTRG_Pos) Þ ADC_CTL_SWTRG_Pos (11) ß ADC_CTL_SWTRG_Msk (0x1ul << ADC_CTL_SWTRG_Pos) à ADC_CTL_SWTRG_Pos (11) á ADC_CTL_SWTRG_Msk (0x1ul << ADC_CTL_SWTRG_Pos) â ADC_CTL_LEFT_SHIFT_EN_Pos (12) ã ADC_CTL_LEFT_SHIFT_EN_Msk (0x1ul << ADC_CTL_LEFT_SHIFT_EN_Pos) ä ADC_CTL_SUB_BIAS_EN_Pos (13) å ADC_CTL_SUB_BIAS_EN_Msk (0x1ul << ADC_CTL_SUB_BIAS_EN_Pos) æ ADC_CTL_BIAS_VALUE_Pos (16) ç ADC_CTL_BIAS_VALUE_Msk (0xffful << ADC_CTL_BIAS_VALUE_Pos) ê ADC_CHEN_CHEN0_Pos (0) ë ADC_CHEN_CHEN0_Msk (0x1ul << ADC_CHEN_CHEN0_Pos) ì ADC_CHEN_CHEN1_Pos (1) í ADC_CHEN_CHEN1_Msk (0x1ul << ADC_CHEN_CHEN1_Pos) î ADC_CHEN_CHEN2_Pos (2) ï ADC_CHEN_CHEN2_Msk (0x1ul << ADC_CHEN_CHEN2_Pos) ð ADC_CHEN_CHEN3_Pos (3) ñ ADC_CHEN_CHEN3_Msk (0x1ul << ADC_CHEN_CHEN3_Pos) ò ADC_CHEN_CHEN4_Pos (4) ó ADC_CHEN_CHEN4_Msk (0x1ul << ADC_CHEN_CHEN4_Pos) ô ADC_CHEN_CHEN5_Pos (5) õ ADC_CHEN_CHEN5_Msk (0x1ul << ADC_CHEN_CHEN5_Pos) ö ADC_CHEN_CHEN6_Pos (6) ÷ ADC_CHEN_CHEN6_Msk (0x1ul << ADC_CHEN_CHEN6_Pos) ø ADC_CHEN_CHEN7_Pos (7) ù ADC_CHEN_CHEN7_Msk (0x1ul << ADC_CHEN_CHEN7_Pos) ú ADC_CHEN_CHEN8_VBG_Pos (8) û ADC_CHEN_CHEN8_VBG_Msk (0x1ul << ADC_CHEN_CHEN8_VBG_Pos) ü ADC_CHEN_CH9_TMP_Pos (9) ý ADC_CHEN_CH9_TMP_Msk (0x1ul << ADC_CHEN_CH9_TMP_Pos) þ ADC_CHEN_CH10_VDD_4_Pos (10) ÿ ADC_CHEN_CH10_VDD_4_Msk (0x1ul << ADC_CHEN_CH10_VDD_4_Pos) ADC_CHEN_CH11_VBG_2_Pos (11) ADC_CHEN_CH11_VBG_2_Msk (0x1ul << ADC_CHEN_CH11_VBG_2_Pos) ADC_CHEN_ALL_Msk (0xFFFul) ADC_CMP0_ADCMPEN_Pos (0)
ADC_CMP0_ADCMPEN_Msk (0x1ul << ADC_CMP0_ADCMPEN_Pos) ADC_CMP0_ADCMPIE_Pos (1) ADC_CMP0_ADCMPIE_Msk (0x1ul << ADC_CMP0_ADCMPIE_Pos) ADC_CMP0_CMPCOND_Pos (2) ADC_CMP0_CMPCOND_Msk (0x1ul << ADC_CMP0_CMPCOND_Pos) ADC_CMP0_CMPCH_Pos (3) ADC_CMP0_CMPCH_Msk (0x7ul << ADC_CMP0_CMPCH_Pos) ADC_CMP0_CMPMCNT_Pos (8) ADC_CMP0_CMPMCNT_Msk (0xful << ADC_CMP0_CMPMCNT_Pos) ADC_CMP0_CMPDAT_Pos (16) ADC_CMP0_CMPDAT_Msk (0xffful << ADC_CMP0_CMPDAT_Pos) ADC_CMP1_ADCMPEN_Pos (0) ADC_CMP1_ADCMPEN_Msk (0x1ul << ADC_CMP1_ADCMPEN_Pos) ADC_CMP1_ADCMPIE_Pos (1) ADC_CMP1_ADCMPIE_Msk (0x1ul << ADC_CMP1_ADCMPIE_Pos) ADC_CMP1_CMPCOND_Pos (2) ADC_CMP1_CMPCOND_Msk (0x1ul << ADC_CMP1_CMPCOND_Pos) ADC_CMP1_CMPCH_Pos (3) ADC_CMP1_CMPCH_Msk (0x7ul << ADC_CMP1_CMPCH_Pos) ADC_CMP1_CMPMCNT_Pos (8) ADC_CMP1_CMPMCNT_Msk (0xful << ADC_CMP1_CMPMCNT_Pos) ADC_CMP1_CMPDAT_Pos (16) ADC_CMP1_CMPDAT_Msk (0xffful << ADC_CMP1_CMPDAT_Pos) ADC_STATUS_ADIF_Pos (0) ADC_STATUS_ADIF_Msk (0x1ul << ADC_STATUS_ADIF_Pos) ADC_STATUS_ADCMPIF0_Pos (1) ¡ ADC_STATUS_ADCMPIF0_Msk (0x1ul << ADC_STATUS_ADCMPIF0_Pos) ¢ ADC_STATUS_ADCMPIF1_Pos (2) £ ADC_STATUS_ADCMPIF1_Msk (0x1ul << ADC_STATUS_ADCMPIF1_Pos) ¤ ADC_STATUS_BUSY_Pos (3) ¥ ADC_STATUS_BUSY_Msk (0x1ul << ADC_STATUS_BUSY_Pos) ¦ ADC_STATUS_CHANNEL_Pos (4) § ADC_STATUS_CHANNEL_Msk (0x7ul << ADC_STATUS_CHANNEL_Pos) ¨ ADC_STATUS_VALID_Pos (8) © ADC_STATUS_VALID_Msk (0x1ul << ADC_STATUS_VALID_Pos) ª ADC_STATUS_INTMSK_FULL_Pos (9) « ADC_STATUS_INTMSK_FULL_Msk (0x1ul << ADC_STATUS_INTMSK_FULL_Pos) ¬ ADC_STATUS_INTMSK_EMPTY_Pos (10) ADC_STATUS_INTMSK_EMPTY_Msk (0x1ul << ADC_STATUS_INTMSK_EMPTY_Pos) ® ADC_STATUS_INTMSK_OVER_Pos (11) ¯ ADC_STATUS_INTMSK_OVER_Msk (0x1ul << ADC_STATUS_INTMSK_OVER_Pos) ° ADC_STATUS_INTMSK_HALF_Pos (12) ± ADC_STATUS_INTMSK_HALF_Msk (0x1ul << ADC_STATUS_INTMSK_HALF_Pos) ² ADC_STATUS_INTMSK_AD_Pos (13) ³ ADC_STATUS_INTMSK_AD_Msk (0x1ul << ADC_STATUS_INTMSK_AD_Pos) ´ ADC_STATUS_INTMSK_CMP0_Pos (14) µ ADC_STATUS_INTMSK_CMP0_Msk (0x1ul << ADC_STATUS_INTMSK_CMP0_Pos) ¶ ADC_STATUS_INTMSK_CMP1_Pos (15) · ADC_STATUS_INTMSK_CMP1_Msk (0x1ul << ADC_STATUS_INTMSK_CMP1_Pos) ¸ ADC_STATUS_OV_Pos (16) ¹ ADC_STATUS_OV_Msk (0x1ul << ADC_STATUS_OV_Pos) º ADC_STATUS_ONE_CH_CLR_SEL_Pos (17) » ADC_STATUS_ONE_CH_CLR_SEL_Msk (0x1ul << ADC_STATUS_ONE_CH_CLR_SEL_Pos) ¼ ADC_STATUS_ONE_CH_FLAG_Pos (18) ½ ADC_STATUS_ONE_CH_FLAG_Msk (0x1ul << ADC_STATUS_ONE_CH_FLAG_Pos) ¾ ADC_STATUS_INTFLG_FULL_Pos (19) ¿ ADC_STATUS_INTFLG_FULL_Msk (0x1ul << ADC_STATUS_INTFLG_FULL_Pos) À ADC_STATUS_INTFLG_EMPTY_Pos (20) Á ADC_STATUS_INTFLG_EMPTY_Msk (0x1ul << ADC_STATUS_INTFLG_EMPTY_Pos) Â ADC_STATUS_INTFLG_OVER_Pos (21) Ã ADC_STATUS_INTFLG_OVER_Msk (0x1ul << ADC_STATUS_INTFLG_OVER_Pos) Ä ADC_STATUS_INTFLG_HALF_Pos (22) Å ADC_STATUS_INTFLG_HALF_Msk (0x1ul << ADC_STATUS_INTFLG_HALF_Pos) Æ ADC_STATUS_ADCF_Pos (24) Ç ADC_STATUS_ADCF_Msk (0x1ul << ADC_STATUS_ADCF_Pos) È ADC_STATUS_ADCMPF0_Pos (25) É ADC_STATUS_ADCMPF0_Msk (0x1ul << ADC_STATUS_ADCMPF0_Pos) Ê ADC_STATUS_ADCMPF1_Pos (26) Ë ADC_STATUS_ADCMPF1_Msk (0x1ul << ADC_STATUS_ADCMPF1_Pos) Ì ADC_STATUS_FLAG_FULL_Pos (27) Í ADC_STATUS_FLAG_FULL_Msk (0x1ul << ADC_STATUS_FLAG_FULL_Pos) Î ADC_STATUS_FLAG_EMPTY_Pos (28) Ï ADC_STATUS_FLAG_EMPTY_Msk (0x1ul << ADC_STATUS_FLAG_EMPTY_Pos) Ð ADC_STATUS_FLAG_OVER_Pos (29) Ñ ADC_STATUS_FLAG_OVER_Msk (0x1ul << ADC_STATUS_FLAG_OVER_Pos) Ò ADC_STATUS_FLAG_HALF_Pos (30) Ó ADC_STATUS_FLAG_HALF_Msk (0x1ul << ADC_STATUS_FLAG_HALF_Pos) Õ ADC_TRGDLY_DELAY_Pos (0) Ö ADC_TRGDLY_DELAY_Msk (0xfful << ADC_TRGDLY_DELAY_Pos) Ø ADC_EXTSMPT_EXTSMPT_Pos (0) Ù ADC_EXTSMPT_EXTSMPT_Msk (0x3fful << ADC_EXTSMPT_EXTSMPT_Pos) Û ADC_SEQCTL_SEQEN_Pos (0) Ü ADC_SEQCTL_SEQEN_Msk (0x1ul << ADC_SEQCTL_SEQEN_Pos) Ý ADC_SEQCTL_SEQTYPE_Pos (1) Þ ADC_SEQCTL_SEQTYPE_Msk (0x1ul << ADC_SEQCTL_SEQTYPE_Pos) ß ADC_SEQCTL_MODESEL_Pos (2) à ADC_SEQCTL_MODESEL_Msk (0x3ul << ADC_SEQCTL_MODESEL_Pos) á ADC_SEQCTL_DELAY_EN_Pos (4) â ADC_SEQCTL_DELAY_EN_Msk (0x1ul << ADC_SEQCTL_DELAY_EN_Pos) ã ADC_SEQCTL_TRG_SEL_Pos (5) ä ADC_SEQCTL_TRG_SEL_Msk (0x1ul << ADC_SEQCTL_TRG_SEL_Pos) å ADC_SEQCTL_ONE_CH_EN_Pos (6) æ ADC_SEQCTL_ONE_CH_EN_Msk (0x1ul << ADC_SEQCTL_ONE_CH_EN_Pos) ç ADC_SEQCTL_TRG1CTL_Pos (8) è ADC_SEQCTL_TRG1CTL_Msk (0xful << ADC_SEQCTL_TRG1CTL_Pos) é ADC_SEQCTL_TRG2CTL_Pos (16) ê ADC_SEQCTL_TRG2CTL_Msk (0xful << ADC_SEQCTL_TRG2CTL_Pos) ì ADC_SEQDAT1_RESULT_Pos (0) í ADC_SEQDAT1_RESULT_Msk (0x3fful << ADC_SEQDAT1_RESULT_Pos) î ADC_SEQDAT1_OV_Pos (16) ï ADC_SEQDAT1_OV_Msk (0x1ul << ADC_SEQDAT1_OV_Pos) ð ADC_SEQDAT1_VALID_Pos (17) ñ ADC_SEQDAT1_VALID_Msk (0x1ul << ADC_SEQDAT1_VALID_Pos) ó ADC_SEQDAT2_RESULT_Pos (0) ô ADC_SEQDAT2_RESULT_Msk (0x3fful << ADC_SEQDAT2_RESULT_Pos) õ ADC_SEQDAT2_OV_Pos (16) ö ADC_SEQDAT2_OV_Msk (0x1ul << ADC_SEQDAT2_OV_Pos) ÷ ADC_SEQDAT2_VALID_Pos (17) ø ADC_SEQDAT2_VALID_Msk (0x1ul << ADC_SEQDAT2_VALID_Pos) ú ADC_CTL2_TESTMODE_Pos (0) û ADC_CTL2_TESTMODE_Msk (0x1ul << ADC_CTL2_TESTMODE_Pos) ü ADC_CTL2_SHSEL_Pos (1) ý ADC_CTL2_SHSEL_Msk (0x1ul << ADC_CTL2_SHSEL_Pos) þ ADC_CTL2_DMA_EN_Pos (2) ÿ ADC_CTL2_DMA_EN_Msk (0x1ul << ADC_CTL2_DMA_EN_Pos) ADC_CTL2_CLKDIV_Pos (8) ADC_CTL2_CLKDIV_Msk (0x7ul << ADC_CTL2_CLKDIV_Pos) ADC_SEL_VREF_Pos (17) ADC_SEL_VREF_Msk (0x1ul << ADC_SEL_VREF_Pos) ADC_CTL2_CMPCTL_Pos (24)
ADC_CTL2_CMPCTL_Msk (0x3ul << ADC_CTL2_CMPCTL_Pos) ADC_CTL2_DRVCTL_Pos (26) ADC_CTL2_DRVCTL_Msk (0x3ul << ADC_CTL2_DRVCTL_Pos) « SYS_P0_MFP_MFP_Pos (0) ¬ SYS_P0_MFP_MFP_Msk (0xfful << SYS_P0_MFP_MFP_Pos) ® SYS_P0_MFP_ALT0_Pos (8) ¯ SYS_P0_MFP_ALT0_Msk (0x1ul << SYS_P0_MFP_ALT0_Pos) ± SYS_P0_MFP_ALT1_Pos (9) ² SYS_P0_MFP_ALT1_Msk (0x1ul << SYS_P0_MFP_ALT1_Pos) ´ SYS_P0_MFP_ALT2_Pos (10) µ SYS_P0_MFP_ALT2_Msk (0x1ul << SYS_P0_MFP_ALT2_Pos) · SYS_P0_MFP_ALT3_Pos (11) ¸ SYS_P0_MFP_ALT3_Msk (0x1ul << SYS_P0_MFP_ALT3_Pos) º SYS_P0_MFP_ALT4_Pos (12) » SYS_P0_MFP_ALT4_Msk (0x1ul << SYS_P0_MFP_ALT4_Pos) ½ SYS_P0_MFP_ALT5_Pos (13) ¾ SYS_P0_MFP_ALT5_Msk (0x1ul << SYS_P0_MFP_ALT5_Pos) À SYS_P0_MFP_ALT6_Pos (14) Á SYS_P0_MFP_ALT6_Msk (0x1ul << SYS_P0_MFP_ALT6_Pos) Ã SYS_P0_MFP_ALT7_Pos (15) Ä SYS_P0_MFP_ALT7_Msk (0x1ul << SYS_P0_MFP_ALT7_Pos) Æ SYS_P1_MFP_MFP_Pos (0) Ç SYS_P1_MFP_MFP_Msk (0xfful << SYS_P1_MFP_MFP_Pos) É SYS_P1_MFP_ALT0_Pos (8) Ê SYS_P1_MFP_ALT0_Msk (0x1ul << SYS_P1_MFP_ALT0_Pos) Ì SYS_P1_MFP_ALT1_Pos (9) Í SYS_P1_MFP_ALT1_Msk (0x1ul << SYS_P1_MFP_ALT1_Pos) Ï SYS_P1_MFP_ALT2_Pos (10) Ð SYS_P1_MFP_ALT2_Msk (0x1ul << SYS_P1_MFP_ALT2_Pos) Ò SYS_P1_MFP_ALT3_Pos (11) Ó SYS_P1_MFP_ALT3_Msk (0x1ul << SYS_P1_MFP_ALT3_Pos) Õ SYS_P1_MFP_ALT4_Pos (12) Ö SYS_P1_MFP_ALT4_Msk (0x1ul << SYS_P1_MFP_ALT4_Pos) Ø SYS_P1_MFP_ALT5_Pos (13) Ù SYS_P1_MFP_ALT5_Msk (0x1ul << SYS_P1_MFP_ALT5_Pos) Û SYS_P1_MFP_ALT6_Pos (14) Ü SYS_P1_MFP_ALT6_Msk (0x1ul << SYS_P1_MFP_ALT6_Pos) Þ SYS_P1_MFP_ALT7_Pos (15) ß SYS_P1_MFP_ALT7_Msk (0x1ul << SYS_P1_MFP_ALT7_Pos) á SYS_P1_MFP_TYPE_Pos (16) â SYS_P1_MFP_TYPE_Msk (0xfful << SYS_P1_MFP_TYPE_Pos) ä SYS_P1_MFP_P12EXT_Pos (26) å SYS_P1_MFP_P12EXT_Msk (0x1ul << SYS_P1_MFP_P12EXT_Pos) ç SYS_P1_MFP_P13EXT_Pos (27) è SYS_P1_MFP_P13EXT_Msk (0x1ul << SYS_P1_MFP_P13EXT_Pos) ê SYS_P1_MFP_P14EXT_Pos (28) ë SYS_P1_MFP_P14EXT_Msk (0x1ul << SYS_P1_MFP_P14EXT_Pos) î SYS_P2_MFP_ALT0_Pos (8) ï SYS_P2_MFP_ALT0_Msk (0x1ul << SYS_P2_MFP_ALT0_Pos) ñ SYS_P2_MFP_ALT1_Pos (9) ò SYS_P2_MFP_ALT1_Msk (0x1ul << SYS_P2_MFP_ALT1_Pos) õ SYS_P2_MFP_ALT2_Pos (10) ö SYS_P2_MFP_ALT2_Msk (0x1ul << SYS_P2_MFP_ALT2_Pos) ø SYS_P2_MFP_ALT3_Pos (11) ù SYS_P2_MFP_ALT3_Msk (0x1ul << SYS_P2_MFP_ALT3_Pos) û SYS_P2_MFP_ALT4_Pos (12) ü SYS_P2_MFP_ALT4_Msk (0x1ul << SYS_P2_MFP_ALT4_Pos) þ SYS_P2_MFP_ALT5_Pos (13) ÿ SYS_P2_MFP_ALT5_Msk (0x1ul << SYS_P2_MFP_ALT5_Pos) SYS_P2_MFP_ALT6_Pos (14) SYS_P2_MFP_ALT6_Msk (0x1ul << SYS_P2_MFP_ALT6_Pos)
SYS_P2_MFP_ALT7_Pos (15) SYS_P2_MFP_ALT7_Msk (0x1ul << SYS_P2_MFP_ALT7_Pos) SYS_P3_MFP_MFP_Pos (0) SYS_P3_MFP_MFP_Msk (0xfful << SYS_P3_MFP_MFP_Pos) SYS_P3_MFP_ALT0_Pos (8) SYS_P3_MFP_ALT0_Msk (0x1ul << SYS_P3_MFP_ALT0_Pos) SYS_P3_MFP_ALT1_Pos (9) SYS_P3_MFP_ALT1_Msk (0x1ul << SYS_P3_MFP_ALT1_Pos) SYS_P3_MFP_ALT2_Pos (10) SYS_P3_MFP_ALT2_Msk (0x1ul << SYS_P3_MFP_ALT2_Pos) SYS_P3_MFP_ALT4_Pos (12) SYS_P3_MFP_ALT4_Msk (0x1ul << SYS_P3_MFP_ALT4_Pos) SYS_P3_MFP_ALT5_Pos (13) SYS_P3_MFP_ALT5_Msk (0x1ul << SYS_P3_MFP_ALT5_Pos) SYS_P3_MFP_ALT6_Pos (14) SYS_P3_MFP_ALT6_Msk (0x1ul << SYS_P3_MFP_ALT6_Pos) SYS_P3_MFP_P32EXT_Pos (26) SYS_P3_MFP_P32EXT_Msk (0x1ul << SYS_P3_MFP_P32EXT_Pos) ¡ SYS_P4_MFP_MFP_Pos (0) ¢ SYS_P4_MFP_MFP_Msk (0xfful << SYS_P4_MFP_MFP_Pos) ¤ SYS_P4_MFP_ALT6_Pos (14) ¥ SYS_P4_MFP_ALT6_Msk (0x1ul << SYS_P4_MFP_ALT6_Pos) § SYS_P4_MFP_ALT7_Pos (15) ¨ SYS_P4_MFP_ALT7_Msk (0x1ul << SYS_P4_MFP_ALT7_Pos) ª SYS_P5_MFP_MFP_Pos (0) « SYS_P5_MFP_MFP_Msk (0xfful << SYS_P5_MFP_MFP_Pos) SYS_P5_MFP_ALT0_Pos (8) ® SYS_P5_MFP_ALT0_Msk (0x1ul << SYS_P5_MFP_ALT0_Pos) ° SYS_P5_MFP_ALT1_Pos (9) ± SYS_P5_MFP_ALT1_Msk (0x1ul << SYS_P5_MFP_ALT1_Pos) ³ SYS_P5_MFP_ALT2_Pos (10) ´ SYS_P5_MFP_ALT2_Msk (0x1ul << SYS_P5_MFP_ALT2_Pos) ¶ SYS_P5_MFP_ALT3_Pos (11) · SYS_P5_MFP_ALT3_Msk (0x1ul << SYS_P5_MFP_ALT3_Pos) ¹ SYS_P5_MFP_ALT4_Pos (12) º SYS_P5_MFP_ALT4_Msk (0x1ul << SYS_P5_MFP_ALT4_Pos) ¼ SYS_P5_MFP_ALT5_Pos (13) ½ SYS_P5_MFP_ALT5_Msk (0x1ul << SYS_P5_MFP_ALT5_Pos) ¿ SYS_P5_MFP_ALT6_Pos (14) À SYS_P5_MFP_ALT6_Msk (0x1ul << SYS_P5_MFP_ALT5_Pos) Â SYS_P5_MFP_ALT7_Pos (15) Ã SYS_P5_MFP_ALT7_Msk (0x1ul << SYS_P5_MFP_ALT5_Pos) Å SYS_P5_MFP_P50EXT_Pos (24) Æ SYS_P5_MFP_P50EXT_Msk (0x1ul << SYS_P5_MFP_P50EXT_Pos) È SYS_P5_MFP_P51EXT_Pos (25) É SYS_P5_MFP_P51EXT_Msk (0x1ul << SYS_P5_MFP_P51EXT_Pos) Ë SYS_REGLCTL_REGLCTL_Pos (0) Ì SYS_REGLCTL_REGLCTL_Msk (0xfful << SYS_REGLCTL_REGLCTL_Pos) õ CLK_RSTSTS_CHIPRF_Pos (0) ö CLK_RSTSTS_CHIPRF_Msk (0x1ul << CLK_RSTSTS_CHIPRF_Pos) ÷ CLK_RSTSTS_PINRF_Pos (1) ø CLK_RSTSTS_PINRF_Msk (0x1ul << CLK_RSTSTS_PINRF_Pos) ù CLK_RSTSTS_WDTRF_Pos (2) ú CLK_RSTSTS_WDTRF_Msk (0x1ul << CLK_RSTSTS_WDTRF_Pos) û CLK_RSTSTS_LVRRF_Pos (3) ü CLK_RSTSTS_LVRRF_Msk (0x1ul << CLK_RSTSTS_LVRRF_Pos) ý CLK_RSTSTS_BODRF_Pos (4) þ CLK_RSTSTS_BODRF_Msk (0x1ul << CLK_RSTSTS_BODRF_Pos) ÿ CLK_RSTSTS_SYSRF_Pos (5) !CLK_RSTSTS_SYSRF_Msk (0x1ul << CLK_RSTSTS_SYSRF_Pos) !CLK_RSTSTS_PORRF_Pos (6) !CLK_RSTSTS_PORRF_Msk (0x1ul << CLK_RSTSTS_PORRF_Pos) !CLK_RSTSTS_CPURF_Pos (7) !CLK_RSTSTS_CPURF_Msk (0x1ul << CLK_RSTSTS_CPURF_Pos) !CLK_IPRST0_CHIPRST_Pos (0) !CLK_IPRST0_CHIPRST_Msk (0x1ul << CLK_IPRST0_CHIPRST_Pos) !CLK_IPRST0_CPURST_Pos (1) !CLK_IPRST0_CPURST_Msk (0x1ul << CLK_IPRST0_CPURST_Pos) !CLK_IPRST0_DMARST_Pos (2) !CLK_IPRST0_DMARST_Msk (0x1ul << CLK_IPRST0_DMARST_Pos) !CLK_IPRST0_RFRST_Pos (3) !CLK_IPRST0_RFRST_Msk (0x1ul << CLK_IPRST0_RFRST_Pos) !CLK_IPRST0_EFUSERST_Pos (4) !CLK_IPRST0_EFUSERST_Msk (0x1ul << CLK_IPRST0_EFUSERST_Pos) !CLK_IPRST0_USBRST_Pos (6) !CLK_IPRST0_USBRST_Msk (0x1ul << CLK_IPRST0_USBRST_Pos) !CLK_IPRST0_MDMSTDBYRST_Pos (7) !CLK_IPRST0_MDMSTDBYRST_Msk (0x1ul << CLK_IPRST0_MDMSTDBYRST_Pos) !CLK_IPRST0_MDMRST_Pos (8) !CLK_IPRST0_MDMRST_Msk (0x1ul << CLK_IPRST0_MDMRST_Pos) !CLK_IPRST0_CHIPSCOPEEN_Pos (9) !CLK_IPRST0_CHIPSCOPEEN_Msk (0x1ul << CLK_IPRST0_CHIPSCOPEEN_Pos) !CLK_IPRST0_FTORRST_Pos (10) !CLK_IPRST0_FTORRST_Msk (0x1ul << CLK_IPRST0_FTORRST_Pos) !CLK_IPRST1_I2C0RST_Pos (0) !CLK_IPRST1_I2C0RST_Msk (0x1ul << CLK_IPRST1_I2C0RST_Pos) !CLK_IPRST1_SPI0RST_Pos (2) !CLK_IPRST1_SPI0RST_Msk (0x1ul << CLK_IPRST1_SPI0RST_Pos) ¡!CLK_IPRST1_SPI1RST_Pos (3) ¢!CLK_IPRST1_SPI1RST_Msk (0x1ul << CLK_IPRST1_SPI1RST_Pos) £!CLK_IPRST1_UART0RST_Pos (6) ¤!CLK_IPRST1_UART0RST_Msk (0x1ul << CLK_IPRST1_UART0RST_Pos) ¥!CLK_IPRST1_UART1RST_Pos (7) ¦!CLK_IPRST1_UART1RST_Msk (0x1ul << CLK_IPRST1_UART1RST_Pos) §!CLK_IPRST1_PWM0RST_Pos (8) ¨!CLK_IPRST1_PWM0RST_Msk (0x1ul << CLK_IPRST1_PWM0RST_Pos) ©!CLK_IPRST1_ADCRST_Pos (9) ª!CLK_IPRST1_ADCRST_Msk (0x1ul << CLK_IPRST1_ADCRST_Pos) «!CLK_IPRST1_WDTRST_Pos (10) ¬!CLK_IPRST1_WDTRST_Msk (0x1ul << CLK_IPRST1_WDTRST_Pos) !CLK_IPRST1_WWDTRST_Pos (11) ®!CLK_IPRST1_WWDTRST_Msk (0x1ul << CLK_IPRST1_WWDTRST_Pos) ¯!CLK_IPRST1_TMR0RST_Pos (12) °!CLK_IPRST1_TMR0RST_Msk (0x1ul << CLK_IPRST1_TMR0RST_Pos) ±!CLK_IPRST1_TMR1RST_Pos (13) ²!CLK_IPRST1_TMR1RST_Msk (0x1ul << CLK_IPRST1_TMR1RST_Pos) ³!CLK_IPRST1_TMR2RST_Pos (14) ´!CLK_IPRST1_TMR2RST_Msk (0x1ul << CLK_IPRST1_TMR2RST_Pos) µ!CLK_IPRST1_GPIORST_Pos (15) ¶!CLK_IPRST1_GPIORST_Msk (0x1ul << CLK_IPRST1_GPIORST_Pos) ·!CLK_IPRST1_TRIMRST_Pos (16) ¸!CLK_IPRST1_TRIMRST_Msk (0x1ul << CLK_IPRST1_TRIMRST_Pos) »!CLK_BODCTL_BODRSTEN_Pos_3v (3) ¼!CLK_BODCTL_BODRSTEN_Msk_3v (0x1ul << CLK_BODCTL_BODRSTEN_Pos_3v) ½!CLK_BODCTL_BODIF_Pos (4) ¾!CLK_BODCTL_BODIF_Msk (0x1ul << CLK_BODCTL_BODIF_Pos) ¿!CLK_BODCTL_BODOUT_Pos (6) À!CLK_BODCTL_BODOUT_Msk (0x1ul << CLK_BODCTL_BODOUT_Pos) Á!CLK_BODCTL_LVREN_Pos_3v (16) Â!CLK_BODCTL_LVREN_Msk_3v (0x1ul << CLK_BODCTL_LVREN_Pos_3v) Ã!CLK_BODCTL_BODEN_Pos_3v (17) Ä!CLK_BODCTL_BODEN_Msk_3v (0x1ul << CLK_BODCTL_BODEN_Pos_3v) Å!CLK_BODCTL_BODSEL_Pos_3v (18) Æ!CLK_BODCTL_BODSEL_Msk_3v (0x7ul << CLK_BODCTL_BODSEL_Pos_3v) Ç!CLK_BODCTL_LVR_TEST_Pos_3v (21) È!CLK_BODCTL_LVR_TEST_Msk_3v (0x1ul << CLK_BODCTL_LVR_TEST_Pos_3v) É!CLK_BODCTL_BOD_TEST_Pos_3v (22) Ê!CLK_BODCTL_BOD_TEST_Msk_3v (0x1ul << CLK_BODCTL_BOD_TEST_Pos_3v) Í!CLK_BLDBCTL_LVRDB_SEL_Pos_3v (8) Î!CLK_BLDBCTL_LVRDB_SEL_Msk_3v (0x3Ful << CLK_BLDBCTL_LVRDB_SEL_Pos_3v) Ï!CLK_BLDBCTL_BODDB_SEL_Pos_3v (0) Ð!CLK_BLDBCTL_BODDB_SEL_Msk_3v (0x3Ful << CLK_BLDBCTL_BODDB_SEL_Pos_3v) Ó!CLK_TOPCTL_RSICV_SYSCNT_EN_Pos (0) Ô!CLK_TOPCTL_RSICV_SYSCNT_EN_Msk (0x1ul << CLK_TOPCTL_RSICV_SYSCNT_EN_Pos) Õ!CLK_TOPCTL_SYS_CLK_SEL_Pos (8) Ö!CLK_TOPCTL_SYS_CLK_SEL_Msk (0x3ul << CLK_TOPCTL_SYS_CLK_SEL_Pos) ×!CLK_TOPCTL_32K_CLK_SEL_Pos_3v (10) Ø!CLK_TOPCTL_32K_CLK_SEL_Msk_3v (0x1ul << CLK_TOPCTL_32K_CLK_SEL_Pos_3v) Ù!CLK_TOPCTL_AHB_DIV_Pos (12) Ú!CLK_TOPCTL_AHB_DIV_Msk (0xFul << CLK_TOPCTL_AHB_DIV_Pos) Û!CLK_TOPCTL_APB1_DIV_Pos (16) Ü!CLK_TOPCTL_APB1_DIV_Msk (0xFul << CLK_TOPCTL_APB1_DIV_Pos) Ý!CLK_TOPCTL_APB2_DIV_Pos (20) Þ!CLK_TOPCTL_APB2_DIV_Msk (0xFul << CLK_TOPCTL_APB2_DIV_Pos) á!CLK_RCLCTL_RC32K_EN_Pos_3v (0) â!CLK_RCLCTL_RC32K_EN_Msk_3v (0x1ul << CLK_RCLCTL_RC32K_EN_Pos_3v) ã!CLK_RCLCTL_RC32K_TST_EN_Pos (1) ä!CLK_RCLCTL_RC32K_TST_EN_Msk (0x1ul << CLK_RCLCTL_RC32K_TST_EN_Pos) å!CLK_RCLCTL_CLK_SEL_Pos_3v (2) æ!CLK_RCLCTL_CLK_SEL_Msk_3v (0x1ul << CLK_RCLCTL_CLK_SEL_Pos_3v) ç!CLK_RCLCTL_RC32K_COARSE_Pos_3v (4) è!CLK_RCLCTL_RC32K_COARSE_Msk_3v (0xFul << CLK_RCLCTL_RC32K_COARSE_Pos_3v) é!CLK_RCLCTL_RC32K_FINE_Pos_3v (8) ê!CLK_RCLCTL_RC32K_FINE_Msk_3v (0xFFul << CLK_RCLCTL_RC32K_FINE_Pos_3v) ë!CLK_RCLCTL_RC32K_DELAY_Pos_3v (16) ì!CLK_RCLCTL_RC32K_DELAY_Msk_3v (0x3ul << CLK_RCLCTL_RC32K_DELAY_Pos_3v) í!CLK_RCLCTL_STABLE_Pos (24) î!CLK_RCLCTL_STABLE_Msk (0x1ul << CLK_RCLCTL_STABLE_Pos) ñ!CLK_RCHCTL_RCH_EN_Pos (0) ò!CLK_RCHCTL_RCH_EN_Msk (0x1ul << CLK_RCHCTL_RCH_EN_Pos) ó!CLK_RCHCTL_RCH_TST_EN_Pos (1) ô!CLK_RCHCTL_RCH_TST_EN_Msk (0x1ul << CLK_RCHCTL_RCH_TST_EN_Pos) õ!CLK_RCHCTL_CLK_SEL_Pos (2) ö!CLK_RCHCTL_CLK_SEL_Msk (0x1ul << CLK_RCHCTL_CLK_SEL_Pos) ÷!CLK_RCHCTL_BIAS_Pos (4) ø!CLK_RCHCTL_BIAS_Msk (0x3ul << CLK_RCHCTL_BIAS_Pos) ù!CLK_RCHCTL_RCH_FREQ_Pos (8) ú!CLK_RCHCTL_RCH_FREQ_Msk (0xFFul << CLK_RCHCTL_RCH_FREQ_Pos) û!CLK_RCHCTL_DELAY_Pos (16) ü!CLK_RCHCTL_DELAY_Msk (0x3ul << CLK_RCHCTL_DELAY_Pos) ý!CLK_RCHCTL_STABLE_Pos (24) þ!CLK_RCHCTL_STABLE_Msk (0x1ul << CLK_RCHCTL_STABLE_Pos) "CLK_XTLCTL_XTL_EN_Pos_3v (0) "CLK_XTLCTL_XTL_EN_Msk_3v (0x1ul << CLK_XTLCTL_XTL_EN_Pos_3v) "CLK_XTLCTL_XTL_TST_EN_Pos (1) "CLK_XTLCTL_XTL_TST_EN_Msk (0x1ul << CLK_XTLCTL_XTL_TST_EN_Pos)
"CLK_XTLCTL_CORE_BIAS_Pos_3v (4) "CLK_XTLCTL_CORE_BIAS_Msk_3v (0x7ul << CLK_XTLCTL_CORE_BIAS_Pos_3v) "CLK_XTLCTL_XTL_TRIM_Pos_3v (7) "CLK_XTLCTL_XTL_TRIM_Msk_3v (0x3Ful << CLK_XTLCTL_XTL_TRIM_Pos_3v) "CLK_XTLCTL_XTL_CAP_EN_Pos_3v (13) "CLK_XTLCTL_XTL_CAP_EN_Msk_3v (0x1ul << CLK_XTLCTL_XTL_CAP_EN_Pos_3v) "CLK_XTLCTL_DELAY_Pos_3v (16) "CLK_XTLCTL_DELAY_Msk_3v (0x3ul << CLK_XTLCTL_DELAY_Pos_3v) "CLK_XTLCTL_STABLE_Pos (24) "CLK_XTLCTL_STABLE_Msk (0x1ul << CLK_XTLCTL_STABLE_Pos) "CLK_XTHCTL_XTH_EN_Pos (0) "CLK_XTHCTL_XTH_EN_Msk (0x1ul << CLK_XTHCTL_XTH_EN_Pos) "CLK_XTHCTL_XTH_TST_EN_Pos (1) "CLK_XTHCTL_XTH_TST_EN_Msk (0x1ul << CLK_XTHCTL_XTH_TST_EN_Pos) "CLK_XTHCTL_START_FAST_Pos (2) "CLK_XTHCTL_START_FAST_Msk (0x1ul << CLK_XTHCTL_START_FAST_Pos) "CLK_XTHCTL_DEGLITCH_EN_Pos (3) "CLK_XTHCTL_DEGLITCH_EN_Msk (0x1ul << CLK_XTHCTL_DEGLITCH_EN_Pos) "CLK_XTHCTL_XO_CAP_SEL_Pos (4) "CLK_XTHCTL_XO_CAP_SEL_Msk (0x3ful << CLK_XTHCTL_XO_CAP_SEL_Pos) "CLK_XTHCTL_DELAY_Pos (16) "CLK_XTHCTL_DELAY_Msk (0x1ul << CLK_XTHCTL_DELAY_Pos) "CLK_XTHCTL_STABLE_Pos (24) "CLK_XTHCTL_STABLE_Msk (0x1ul << CLK_XTHCTL_STABLE_Pos) ¡"CLK_DPLLCTL_DPLL_EN_Pos (0) ¢"CLK_DPLLCTL_DPLL_EN_Msk (0x1ul << CLK_DPLLCTL_DPLL_EN_Pos) £"CLK_DPLLCTL_DPLL_TST_EN_Pos (1) ¤"CLK_DPLLCTL_DPLL_TST_EN_Msk (0x1ul << CLK_DPLLCTL_DPLL_TST_EN_Pos) ¥"CLK_DPLLCTL_FREQ_OUT_Pos (2) ¦"CLK_DPLLCTL_FREQ_OUT_Msk (0x1ul << CLK_DPLLCTL_FREQ_OUT_Pos) §"CLK_DPLLCTL_RCLK_SEL_Pos (3) ¨"CLK_DPLLCTL_RCLK_SEL_Msk (0x1ul << CLK_DPLLCTL_RCLK_SEL_Pos) ©"CLK_DPLLCTL_ICP_BIAS_Pos (4) ª"CLK_DPLLCTL_ICP_BIAS_Msk (0x3ul << CLK_DPLLCTL_ICP_BIAS_Pos) «"CLK_DPLLCTL_ICP_CTRL_Pos (6) ¬"CLK_DPLLCTL_ICP_CTRL_Msk (0x3ul << CLK_DPLLCTL_ICP_CTRL_Pos) "CLK_DPLLCTL_KVCO_CTRL_Pos (8) ®"CLK_DPLLCTL_KVCO_CTRL_Msk (0x7ul << CLK_DPLLCTL_KVCO_CTRL_Pos) ¯"CLK_DPLLCTL_VCO_FREQ_TRIM_Pos (11) °"CLK_DPLLCTL_VCO_FREQ_TRIM_Msk (0x3ul << CLK_DPLLCTL_VCO_FREQ_TRIM_Pos) ±"CLK_DPLLCTL_DIV_SEL_Pos (13) ²"CLK_DPLLCTL_DIV_SEL_Msk (0x1ul << CLK_DPLLCTL_DIV_SEL_Pos) ³"CLK_DPLLCTL_DELAY_Pos (16) ´"CLK_DPLLCTL_DELAY_Msk (0x3ul << CLK_DPLLCTL_STARTUP_Pos) µ"CLK_DPLLCTL_STABLE_Pos (24) ¶"CLK_DPLLCTL_STABLE_Msk (0x1ul << CLK_DPLLCTL_STABLE_Pos) ¹"CLK_AHBCLK_DMAEN_Pos (0) º"CLK_AHBCLK_DMAEN_Msk (0x1ul << CLK_AHBCLK_DMAEN_Pos) »"CLK_AHBCLK_GPIOEN_Pos (1) ¼"CLK_AHBCLK_GPIOEN_Msk (0x1ul << CLK_AHBCLK_GPIOEN_Pos) ½"CLK_AHBCLK_SYSTICK_EN_Pos (2) ¾"CLK_AHBCLK_SYSTICK_EN_Msk (0x1ul << CLK_AHBCLK_SYSTICK_EN_Pos) ¿"CLK_AHBCLK_APB1EN_Pos (3) À"CLK_AHBCLK_APB1EN_Msk (0x1ul << CLK_AHBCLK_APB1EN_Pos) Á"CLK_AHBCLK_APB2EN_Pos (4) Â"CLK_AHBCLK_APB2EN_Msk (0x1ul << CLK_AHBCLK_APB2EN_Pos) Ã"CLK_AHBCLK_AHBEN_Pos (5) Ä"CLK_AHBCLK_AHBEN_Msk (0x1ul << CLK_AHBCLK_AHBEN_Pos) Å"CLK_AHBCLK_BLE32M_EN_Pos (6) Æ"CLK_AHBCLK_BLE32M_EN_Msk (0x1ul << CLK_AHBCLK_BLE32M_EN_Pos) Ç"CLK_AHBCLK_BLE32K_EN_Pos (7) È"CLK_AHBCLK_BLE32K_EN_Msk (0x1ul << CLK_AHBCLK_BLE32K_EN_Pos) É"CLK_AHBCLK_BLE32M_SEL_Pos (8) Ê"CLK_AHBCLK_BLE32M_SEL_Msk (0x3ul << CLK_AHBCLK_BLE32M_SEL_Pos) Ë"CLK_AHBCLK_ROM_CLK_EN_Pos (10) Ì"CLK_AHBCLK_ROM_CLK_EN_Msk (0x1ul << CLK_AHBCLK_ROM_CLK_EN_Pos) Í"CLK_AHBCLK_EFUSE_CLK_EN_Pos (11) Î"CLK_AHBCLK_EFUSE_CLK_EN_Msk (0x1ul << CLK_AHBCLK_EFUSE_CLK_EN_Pos) Ï"CLK_AHBCLK_USB_AHB_CLK_EN_Pos (13) Ð"CLK_AHBCLK_USB_AHB_CLK_EN_Msk (0x1ul << CLK_AHBCLK_USB_AHB_CLK_EN_Pos) Ñ"CLK_AHBCLK_USB_48M_CLK_EN_Pos (14) Ò"CLK_AHBCLK_USB_48M_CLK_EN_Msk (0x1ul << CLK_AHBCLK_USB_48M_CLK_EN_Pos) Ó"CLK_AHBCLK_SPI_FLASH_DIV_Pos (16) Ô"CLK_AHBCLK_SPI_FLASH_DIV_Msk (0xFul << CLK_AHBCLK_SPI_FLASH_DIV_Pos) Õ"CLK_AHBCLK_SPI_FLASH_CLK_SEL_Pos (20) Ö"CLK_AHBCLK_SPI_FLASH_CLK_SEL_Msk (0x1ul << CLK_AHBCLK_SPI_FLASH_CLK_SEL_Pos) ×"CLK_AHBCLK_DPLL_CLK_TST_EN_Pos (21) Ø"CLK_AHBCLK_DPLL_CLK_TST_EN_Msk (0x1ul << CLK_AHBCLK_DPLL_CLK_TST_EN_Pos) Ù"CLK_AHBCLK_SPI_CLK_SEL_FPGA_Pos (24) Ú"CLK_AHBCLK_SPI_CLK_SEL_FPGA_Msk (0x1ul << CLK_AHBCLK_SPI_CLK_SEL_FPGA_Pos) Ý"CLK_APB1CLK_WDTSRC_SEL_Pos (16) Þ"CLK_APB1CLK_WDTSRC_SEL_Msk (0x1ul << CLK_APB1CLK_WDTSRC_SEL_Pos) ß"CLK_APB1CLK_WWDTSRC_SEL_Pos (17) à"CLK_APB1CLK_WWDTSRC_SEL_Msk (0x1ul << CLK_APB1CLK_WWDTSRC_SEL_Pos) á"CLK_APB1CLK_TMR0SRC_SEL_Pos (18) â"CLK_APB1CLK_TMR0SRC_SEL_Msk (0x3ul << CLK_APB1CLK_TMR0SRC_SEL_Pos) ã"CLK_APB1CLK_PWM01_CLK_SEL_Pos (20) ä"CLK_APB1CLK_PWM01_CLK_SEL_Msk (0x1ul << CLK_APB1CLK_PWM01_CLK_SEL_Pos) å"CLK_APB1CLK_PWM23_CLK_SEL_Pos (21) æ"CLK_APB1CLK_PWM23_CLK_SEL_Msk (0x1ul << CLK_APB1CLK_PWM23_CLK_SEL_Pos) ç"CLK_APB1CLK_PWM45_CLK_SEL_Pos (22) è"CLK_APB1CLK_PWM45_CLK_SEL_Msk (0x1ul << CLK_APB1CLK_PWM45_CLK_SEL_Pos) é"CLK_APB1CLK_PWM67_CLK_SEL_Pos (23) ê"CLK_APB1CLK_PWM67_CLK_SEL_Msk (0x1ul << CLK_APB1CLK_PWM67_CLK_SEL_Pos) ë"CLK_APB1CLK_ADC_CLK_SEL_Pos (24) ì"CLK_APB1CLK_ADC_CLK_SEL_Msk (0x1ul << CLK_APB1CLK_ADC_CLK_SEL_Pos) ï"CLK_APB2CLK_TMR1SRC_SEL_Pos (8) ð"CLK_APB2CLK_TMR1SRC_SEL_Msk (0x3ul << CLK_APB2CLK_TMR1SRC_SEL_Pos) ñ"CLK_APB2CLK_TMR2SRC_SEL_Pos (10) ò"CLK_APB2CLK_TMR2SRC_SEL_Msk (0x3ul << CLK_APB2CLK_TMR2SRC_SEL_Pos) ö"CLK_MEASCLK_TRIM_CLK_EN_Pos (1) ÷"CLK_MEASCLK_TRIM_CLK_EN_Msk (0x1ul << CLK_MEASCLK_TRIM_CLK_EN_Pos) ø"CLK_MEASCLK_TRIM_CLK_SEL_Pos (2) ù"CLK_MEASCLK_TRIM_CLK_SEL_Msk (0x1ul << CLK_MEASCLK_TRIM_CLK_SEL_Pos) ú"CLK_MEASCLK_TRIM_CLK_DIV_Pos (4) û"CLK_MEASCLK_TRIM_CLK_DIV_Msk (0x1fful << CLK_MEASCLK_TRIM_CLK_DIV_Pos) ü"CLK_MEASCLK_XTL_QUICK_EN_Pos (14) ý"CLK_MEASCLK_XTL_QUICK_EN_Msk (0x1ul << CLK_MEASCLK_XTL_QUICK_EN_Pos) þ"CLK_MEASCLK_XTH_DIV_Pos (15) ÿ"CLK_MEASCLK_XTH_DIV_Msk (0x1fful << CLK_MEASCLK_XTH_DIV_Pos) ó#WDT_CTL_RSTCNT_Pos (0) ô#WDT_CTL_RSTCNT_Msk (0x1ul << WDT_CTL_RSTCNT_Pos) ö#WDT_CTL_RSTEN_Pos (1) ÷#WDT_CTL_RSTEN_Msk (0x1ul << WDT_CTL_RSTEN_Pos) ù#WDT_CTL_RSTF_Pos (2) ú#WDT_CTL_RSTF_Msk (0x1ul << WDT_CTL_RSTF_Pos) ü#WDT_CTL_IF_Pos (3) ý#WDT_CTL_IF_Msk (0x1ul << WDT_CTL_IF_Pos) ÿ#WDT_CTL_WKEN_Pos (4) $WDT_CTL_WKEN_Msk (0x1ul << WDT_CTL_WKEN_Pos) $WDT_CTL_WKF_Pos (5) $WDT_CTL_WKF_Msk (0x1ul << WDT_CTL_WKF_Pos)
$WDT_CTL_INTEN_Pos (6) $WDT_CTL_INTEN_Msk (0x1ul << WDT_CTL_INTEN_Pos) $WDT_CTL_WDTEN_Pos (7) $WDT_CTL_WDTEN_Msk (0x1ul << WDT_CTL_WDTEN_Pos) $WDT_CTL_TOUTSEL_Pos (8) $WDT_CTL_TOUTSEL_Msk (0xful << WDT_CTL_TOUTSEL_Pos) $WDT_CTL_RST_REGION_SEL_Pos (12) $WDT_CTL_RST_REGION_SEL_Msk (0x1ul << WDT_CTL_RST_REGION_SEL_Pos) $WDT_CTL_TOF_Pos (16) $WDT_CTL_TOF_Msk (0x1ul << WDT_CTL_TOF_Pos) $WDT_CTL_ICEDEBUG_Pos (31) $WDT_CTL_ICEDEBUG_Msk (0x1ul << WDT_CTL_ICEDEBUG_Pos) $WDT_ALTCTL_RSTDSEL_Pos (0) $WDT_ALTCTL_RSTDSEL_Msk (0x3ul << WDT_ALTCTL_RSTDSEL_Pos) %WWDT_RLDCNT_RLDCNT_Pos (0) %WWDT_RLDCNT_RLDCNT_Msk (0xfffffffful << WWDT_RLDCNT_RLDCNT_Pos) %WWDT_CTL_WWDTEN_Pos (0) %WWDT_CTL_WWDTEN_Msk (0x1ul << WWDT_CTL_WWDTEN_Pos) %WWDT_CTL_INTEN_Pos (1) %WWDT_CTL_INTEN_Msk (0x1ul << WWDT_CTL_INTEN_Pos) %WWDT_CTL_PSCSEL_Pos (8) %WWDT_CTL_PSCSEL_Msk (0xful << WWDT_CTL_PSCSEL_Pos) ¡%WWDT_CTL_CMPDAT_Pos (16) ¢%WWDT_CTL_CMPDAT_Msk (0x3ful << WWDT_CTL_CMPDAT_Pos) ¤%WWDT_CTL_ICEDEBUG_Pos (31) ¥%WWDT_CTL_ICEDEBUG_Msk (0x1ul << WWDT_CTL_ICEDEBUG_Pos) §%WWDT_STATUS_WWDTIF_Pos (0) ¨%WWDT_STATUS_WWDTIF_Msk (0x1ul << WWDT_STATUS_WWDTIF_Pos) ª%WWDT_STATUS_WWDTRF_Pos (1) «%WWDT_STATUS_WWDTRF_Msk (0x1ul << WWDT_STATUS_WWDTRF_Pos) %WWDT_STATUS_WWDTF_Pos (2) ®%WWDT_STATUS_WWDTF_Msk (0x1ul << WWDT_STATUS_WWDTF_Pos) °%WWDT_CNT_CNTDAT_Pos (0) ±%WWDT_CNT_CNTDAT_Msk (0x3ful << WWDT_CNT_CNTDAT_Pos) ¹.PWM_CLKPSC_CLKPSC01_Pos (0) º.PWM_CLKPSC_CLKPSC01_Msk (0xfful << PWM_CLKPSC_CLKPSC01_Pos) ¼.PWM_CLKPSC_CLKPSC23_Pos (8) ½.PWM_CLKPSC_CLKPSC23_Msk (0xfful << PWM_CLKPSC_CLKPSC23_Pos) ¿.PWM_CLKPSC_CLKPSC45_Pos (16) À.PWM_CLKPSC_CLKPSC45_Msk (0xfful << PWM_CLKPSC_CLKPSC45_Pos) Â.PWM_CLKPSC_CLKPSC67_Pos (24) Ã.PWM_CLKPSC_CLKPSC67_Msk (0xfful << PWM_CLKPSC_CLKPSC67_Pos) Å.PWM_CLKDIV_CLKDIV0_Pos (0) Æ.PWM_CLKDIV_CLKDIV0_Msk (0x7ul << PWM_CLKDIV_CLKDIV0_Pos) È.PWM_CLKDIV_CLKDIV1_Pos (4) É.PWM_CLKDIV_CLKDIV1_Msk (0x7ul << PWM_CLKDIV_CLKDIV1_Pos) Ë.PWM_CLKDIV_CLKDIV2_Pos (8) Ì.PWM_CLKDIV_CLKDIV2_Msk (0x7ul << PWM_CLKDIV_CLKDIV2_Pos) Î.PWM_CLKDIV_CLKDIV3_Pos (12) Ï.PWM_CLKDIV_CLKDIV3_Msk (0x7ul << PWM_CLKDIV_CLKDIV3_Pos) Ñ.PWM_CLKDIV_CLKDIV4_Pos (16) Ò.PWM_CLKDIV_CLKDIV4_Msk (0x7ul << PWM_CLKDIV_CLKDIV4_Pos) Ô.PWM_CLKDIV_CLKDIV5_Pos (20) Õ.PWM_CLKDIV_CLKDIV5_Msk (0x7ul << PWM_CLKDIV_CLKDIV5_Pos) Ø.PWM_CLKDIV_CLKDIV6_Pos (24) Ù.PWM_CLKDIV_CLKDIV6_Msk (0x7ul << PWM_CLKDIV_CLKDIV6_Pos) Û.PWM_CLKDIV_CLKDIV7_Pos (28) Ü.PWM_CLKDIV_CLKDIV7_Msk (0x7ul << PWM_CLKDIV_CLKDIV7_Pos) Þ.PWM_CTL_CNTEN0_Pos (0) ß.PWM_CTL_CNTEN0_Msk (0x1ul << PWM_CTL_CNTEN0_Pos) á.PWM_CTL_PINV0_Pos (2) â.PWM_CTL_PINV0_Msk (0x1ul << PWM_CTL_PINV0_Pos) ä.PWM_CTL_CNTMODE0_Pos (3) å.PWM_CTL_CNTMODE0_Msk (0x1ul << PWM_CTL_CNTMODE0_Pos) ç.PWM_CTL_CNTEN1_Pos (4) è.PWM_CTL_CNTEN1_Msk (0x1ul << PWM_CTL_CNTEN1_Pos) ê.PWM_CTL_HCUPDT_Pos (5) ë.PWM_CTL_HCUPDT_Msk (0x1ul << PWM_CTL_HCUPDT_Pos) í.PWM_CTL_PINV1_Pos (6) î.PWM_CTL_PINV1_Msk (0x1ul << PWM_CTL_PINV1_Pos) ð.PWM_CTL_CNTMODE1_Pos (7) ñ.PWM_CTL_CNTMODE1_Msk (0x1ul << PWM_CTL_CNTMODE1_Pos) ó.PWM_CTL_CNTEN2_Pos (8) ô.PWM_CTL_CNTEN2_Msk (0x1ul << PWM_CTL_CNTEN2_Pos) ö.PWM_CTL_PINV2_Pos (10) ÷.PWM_CTL_PINV2_Msk (0x1ul << PWM_CTL_PINV2_Pos) ù.PWM_CTL_CNTMODE2_Pos (11) ú.PWM_CTL_CNTMODE2_Msk (0x1ul << PWM_CTL_CNTMODE2_Pos) ü.PWM_CTL_CNTEN3_Pos (12) ý.PWM_CTL_CNTEN3_Msk (0x1ul << PWM_CTL_CNTEN3_Pos) ÿ.PWM_CTL_PINV3_Pos (14) /PWM_CTL_PINV3_Msk (0x1ul << PWM_CTL_PINV3_Pos) /PWM_CTL_CNTMODE3_Pos (15) /PWM_CTL_CNTMODE3_Msk (0x1ul << PWM_CTL_CNTMODE3_Pos)
/PWM_CTL_CNTEN4_Pos (16) /PWM_CTL_CNTEN4_Msk (0x1ul << PWM_CTL_CNTEN4_Pos) /PWM_CTL_PINV4_Pos (18) /PWM_CTL_PINV4_Msk (0x1ul << PWM_CTL_PINV4_Pos) /PWM_CTL_CNTMODE4_Pos (19) /PWM_CTL_CNTMODE4_Msk (0x1ul << PWM_CTL_CNTMODE4_Pos) /PWM_CTL_CNTEN5_Pos (20) /PWM_CTL_CNTEN5_Msk (0x1ul << PWM_CTL_CNTEN5_Pos) /PWM_CTL_ASYMEN_Pos (21) /PWM_CTL_ASYMEN_Msk (0x1ul << PWM_CTL_ASYMEN_Pos) /PWM_CTL_PINV5_Pos (22) /PWM_CTL_PINV5_Msk (0x1ul << PWM_CTL_PINV5_Pos) /PWM_CTL_CNTMODE5_Pos (23) /PWM_CTL_CNTMODE5_Msk (0x1ul << PWM_CTL_CNTMODE5_Pos) /PWM_CTL_CNTEN6_Pos (24) /PWM_CTL_CNTEN6_Msk (0x1ul << PWM_CTL_CNTEN6_Pos) /PWM_CTL_PINV6_Pos (26) /PWM_CTL_PINV6_Msk (0x1ul << PWM_CTL_PINV6_Pos) /PWM_CTL_CNTMODE6_Pos (27) ¡/PWM_CTL_CNTMODE6_Msk (0x1ul << PWM_CTL_CNTMODE6_Pos) £/PWM_CTL_CNTEN7_Pos (28) ¤/PWM_CTL_CNTEN7_Msk (0x1ul << PWM_CTL_CNTEN7_Pos) ¦/PWM_CTL_PINV7_Pos (30) §/PWM_CTL_PINV7_Msk (0x1ul << PWM_CTL_PINV7_Pos) ©/PWM_CTL_CNTMODE7_Pos (31) ª/PWM_CTL_CNTMODE7_Msk (0x1ul << PWM_CTL_CNTMODE7_Pos) ¬/PWM_PERIOD0_PERIOD0_Pos (0) /PWM_PERIOD0_PERIOD0_Msk (0xfffful << PWM_PERIOD0_PERIOD0_Pos) ¯/PWM_PERIOD0_PERIOD1_Pos (0) °/PWM_PERIOD0_PERIOD1_Msk (0xfffful << PWM_PERIOD0_PERIOD1_Pos) ²/PWM_PERIOD0_PERIOD2_Pos (0) ³/PWM_PERIOD0_PERIOD2_Msk (0xfffful << PWM_PERIOD0_PERIOD2_Pos) µ/PWM_PERIOD0_PERIOD3_Pos (0) ¶/PWM_PERIOD0_PERIOD3_Msk (0xfffful << PWM_PERIOD0_PERIOD3_Pos) ¸/PWM_PERIOD0_PERIOD4_Pos (0) ¹/PWM_PERIOD0_PERIOD4_Msk (0xfffful << PWM_PERIOD0_PERIOD4_Pos) »/PWM_PERIOD0_PERIOD5_Pos (0) ¼/PWM_PERIOD0_PERIOD5_Msk (0xfffful << PWM_PERIOD0_PERIOD5_Pos) ¾/PWM_PERIOD0_PERIOD6_Pos (0) ¿/PWM_PERIOD0_PERIOD6_Msk (0xfffful << PWM_PERIOD0_PERIOD6_Pos) Á/PWM_PERIOD0_PERIOD7_Pos (0) Â/PWM_PERIOD0_PERIOD7_Msk (0xfffful << PWM_PERIOD0_PERIOD7_Pos) Ä/PWM_PERIOD1_PERIOD0_Pos (0) Å/PWM_PERIOD1_PERIOD0_Msk (0xfffful << PWM_PERIOD1_PERIOD0_Pos) Ç/PWM_PERIOD1_PERIOD1_Pos (0) È/PWM_PERIOD1_PERIOD1_Msk (0xfffful << PWM_PERIOD1_PERIOD1_Pos) Ê/PWM_PERIOD1_PERIOD2_Pos (0) Ë/PWM_PERIOD1_PERIOD2_Msk (0xfffful << PWM_PERIOD1_PERIOD2_Pos) Í/PWM_PERIOD1_PERIOD3_Pos (0) Î/PWM_PERIOD1_PERIOD3_Msk (0xfffful << PWM_PERIOD1_PERIOD3_Pos) Ð/PWM_PERIOD1_PERIOD4_Pos (0) Ñ/PWM_PERIOD1_PERIOD4_Msk (0xfffful << PWM_PERIOD1_PERIOD4_Pos) Ó/PWM_PERIOD1_PERIOD5_Pos (0) Ô/PWM_PERIOD1_PERIOD5_Msk (0xfffful << PWM_PERIOD1_PERIOD5_Pos) Ö/PWM_PERIOD1_PERIOD6_Pos (0) ×/PWM_PERIOD1_PERIOD6_Msk (0xfffful << PWM_PERIOD1_PERIOD6_Pos) Ù/PWM_PERIOD1_PERIOD7_Pos (0) Ú/PWM_PERIOD1_PERIOD7_Msk (0xfffful << PWM_PERIOD1_PERIOD7_Pos) Ü/PWM_PERIOD2_PERIOD0_Pos (0) Ý/PWM_PERIOD2_PERIOD0_Msk (0xfffful << PWM_PERIOD2_PERIOD0_Pos) ß/PWM_PERIOD2_PERIOD1_Pos (0) à/PWM_PERIOD2_PERIOD1_Msk (0xfffful << PWM_PERIOD2_PERIOD1_Pos) â/PWM_PERIOD2_PERIOD2_Pos (0) ã/PWM_PERIOD2_PERIOD2_Msk (0xfffful << PWM_PERIOD2_PERIOD2_Pos) å/PWM_PERIOD2_PERIOD3_Pos (0) æ/PWM_PERIOD2_PERIOD3_Msk (0xfffful << PWM_PERIOD2_PERIOD3_Pos) è/PWM_PERIOD2_PERIOD4_Pos (0) é/PWM_PERIOD2_PERIOD4_Msk (0xfffful << PWM_PERIOD2_PERIOD4_Pos) ë/PWM_PERIOD2_PERIOD5_Pos (0) ì/PWM_PERIOD2_PERIOD5_Msk (0xfffful << PWM_PERIOD2_PERIOD5_Pos) î/PWM_PERIOD2_PERIOD6_Pos (0) ï/PWM_PERIOD2_PERIOD6_Msk (0xfffful << PWM_PERIOD2_PERIOD6_Pos) ñ/PWM_PERIOD2_PERIOD7_Pos (0) ò/PWM_PERIOD2_PERIOD7_Msk (0xfffful << PWM_PERIOD2_PERIOD7_Pos) ô/PWM_PERIOD3_PERIOD0_Pos (0) õ/PWM_PERIOD3_PERIOD0_Msk (0xfffful << PWM_PERIOD3_PERIOD0_Pos) ÷/PWM_PERIOD3_PERIOD1_Pos (0) ø/PWM_PERIOD3_PERIOD1_Msk (0xfffful << PWM_PERIOD3_PERIOD1_Pos) ú/PWM_PERIOD3_PERIOD2_Pos (0) û/PWM_PERIOD3_PERIOD2_Msk (0xfffful << PWM_PERIOD3_PERIOD2_Pos) ý/PWM_PERIOD3_PERIOD3_Pos (0) þ/PWM_PERIOD3_PERIOD3_Msk (0xfffful << PWM_PERIOD3_PERIOD3_Pos) 0PWM_PERIOD3_PERIOD4_Pos (0) 0PWM_PERIOD3_PERIOD4_Msk (0xfffful << PWM_PERIOD3_PERIOD4_Pos) 0PWM_PERIOD3_PERIOD5_Pos (0) 0PWM_PERIOD3_PERIOD5_Msk (0xfffful << PWM_PERIOD3_PERIOD5_Pos) 0PWM_PERIOD3_PERIOD6_Pos (0) 0PWM_PERIOD3_PERIOD6_Msk (0xfffful << PWM_PERIOD3_PERIOD6_Pos) 0PWM_PERIOD3_PERIOD7_Pos (0) 0PWM_PERIOD3_PERIOD7_Msk (0xfffful << PWM_PERIOD3_PERIOD7_Pos) 0PWM_PERIOD4_PERIOD0_Pos (0) 0PWM_PERIOD4_PERIOD0_Msk (0xfffful << PWM_PERIOD4_PERIOD0_Pos) 0PWM_PERIOD4_PERIOD1_Pos (0) 0PWM_PERIOD4_PERIOD1_Msk (0xfffful << PWM_PERIOD4_PERIOD1_Pos) 0PWM_PERIOD4_PERIOD2_Pos (0) 0PWM_PERIOD4_PERIOD2_Msk (0xfffful << PWM_PERIOD4_PERIOD2_Pos) 0PWM_PERIOD4_PERIOD3_Pos (0) 0PWM_PERIOD4_PERIOD3_Msk (0xfffful << PWM_PERIOD4_PERIOD3_Pos) 0PWM_PERIOD4_PERIOD4_Pos (0) 0PWM_PERIOD4_PERIOD4_Msk (0xfffful << PWM_PERIOD4_PERIOD4_Pos) 0PWM_PERIOD4_PERIOD5_Pos (0) 0PWM_PERIOD4_PERIOD5_Msk (0xfffful << PWM_PERIOD4_PERIOD5_Pos) 0PWM_PERIOD4_PERIOD6_Pos (0) 0PWM_PERIOD4_PERIOD6_Msk (0xfffful << PWM_PERIOD4_PERIOD6_Pos) ¡0PWM_PERIOD4_PERIOD7_Pos (0) ¢0PWM_PERIOD4_PERIOD7_Msk (0xfffful << PWM_PERIOD4_PERIOD7_Pos) ¤0PWM_PERIOD5_PERIOD0_Pos (0) ¥0PWM_PERIOD5_PERIOD0_Msk (0xfffful << PWM_PERIOD5_PERIOD0_Pos) §0PWM_PERIOD5_PERIOD1_Pos (0) ¨0PWM_PERIOD5_PERIOD1_Msk (0xfffful << PWM_PERIOD5_PERIOD1_Pos) ª0PWM_PERIOD5_PERIOD2_Pos (0) «0PWM_PERIOD5_PERIOD2_Msk (0xfffful << PWM_PERIOD5_PERIOD2_Pos) 0PWM_PERIOD5_PERIOD3_Pos (0) ®0PWM_PERIOD5_PERIOD3_Msk (0xfffful << PWM_PERIOD5_PERIOD3_Pos) °0PWM_PERIOD5_PERIOD4_Pos (0) ±0PWM_PERIOD5_PERIOD4_Msk (0xfffful << PWM_PERIOD5_PERIOD4_Pos) ³0PWM_PERIOD5_PERIOD5_Pos (0) ´0PWM_PERIOD5_PERIOD5_Msk (0xfffful << PWM_PERIOD5_PERIOD5_Pos) ¶0PWM_PERIOD5_PERIOD6_Pos (0) ·0PWM_PERIOD5_PERIOD6_Msk (0xfffful << PWM_PERIOD6_PERIOD6_Pos) ¹0PWM_PERIOD5_PERIOD7_Pos (0) º0PWM_PERIOD5_PERIOD7_Msk (0xfffful << PWM_PERIOD6_PERIOD7_Pos) ¼0PWM_PERIOD6_PERIOD0_Pos (0) ½0PWM_PERIOD6_PERIOD0_Msk (0xfffful << PWM_PERIOD6_PERIOD0_Pos) ¿0PWM_PERIOD6_PERIOD1_Pos (0) À0PWM_PERIOD6_PERIOD1_Msk (0xfffful << PWM_PERIOD6_PERIOD1_Pos) Â0PWM_PERIOD6_PERIOD2_Pos (0) Ã0PWM_PERIOD6_PERIOD2_Msk (0xfffful << PWM_PERIOD6_PERIOD2_Pos) Å0PWM_PERIOD6_PERIOD3_Pos (0) Æ0PWM_PERIOD6_PERIOD3_Msk (0xfffful << PWM_PERIOD6_PERIOD3_Pos) È0PWM_PERIOD6_PERIOD4_Pos (0) É0PWM_PERIOD6_PERIOD4_Msk (0xfffful << PWM_PERIOD6_PERIOD4_Pos) Ë0PWM_PERIOD6_PERIOD5_Pos (0) Ì0PWM_PERIOD6_PERIOD5_Msk (0xfffful << PWM_PERIOD6_PERIOD5_Pos) Î0PWM_PERIOD6_PERIOD6_Pos (0) Ï0PWM_PERIOD6_PERIOD6_Msk (0xfffful << PWM_PERIOD6_PERIOD6_Pos) Ñ0PWM_PERIOD6_PERIOD7_Pos (0) Ò0PWM_PERIOD6_PERIOD7_Msk (0xfffful << PWM_PERIOD6_PERIOD7_Pos) Ô0PWM_PERIOD7_PERIOD0_Pos (0) Õ0PWM_PERIOD7_PERIOD0_Msk (0xfffful << PWM_PERIOD7_PERIOD0_Pos) ×0PWM_PERIOD7_PERIOD1_Pos (0) Ø0PWM_PERIOD7_PERIOD1_Msk (0xfffful << PWM_PERIOD7_PERIOD1_Pos) Ú0PWM_PERIOD7_PERIOD2_Pos (0) Û0PWM_PERIOD7_PERIOD2_Msk (0xfffful << PWM_PERIOD7_PERIOD2_Pos) Ý0PWM_PERIOD7_PERIOD3_Pos (0) Þ0PWM_PERIOD7_PERIOD3_Msk (0xfffful << PWM_PERIOD7_PERIOD3_Pos) à0PWM_PERIOD7_PERIOD4_Pos (0) á0PWM_PERIOD7_PERIOD4_Msk (0xfffful << PWM_PERIOD7_PERIOD4_Pos) ã0PWM_PERIOD7_PERIOD5_Pos (0) ä0PWM_PERIOD7_PERIOD5_Msk (0xfffful << PWM_PERIOD7_PERIOD5_Pos) æ0PWM_PERIOD7_PERIOD6_Pos (0) ç0PWM_PERIOD7_PERIOD6_Msk (0xfffful << PWM_PERIOD7_PERIOD6_Pos) é0PWM_PERIOD7_PERIOD7_Pos (0) ê0PWM_PERIOD7_PERIOD7_Msk (0xfffful << PWM_PERIOD7_PERIOD7_Pos) ì0PWM_CMPDAT0_CMP0_Pos (0) í0PWM_CMPDAT0_CMP0_Msk (0xfffful << PWM_CMPDAT0_CMP0_Pos) ï0PWM_CMPDAT0_CMP1_Pos (0) ð0PWM_CMPDAT0_CMP1_Msk (0xfffful << PWM_CMPDAT0_CMP1_Pos) ò0PWM_CMPDAT0_CMP2_Pos (0) ó0PWM_CMPDAT0_CMP2_Msk (0xfffful << PWM_CMPDAT0_CMP2_Pos) õ0PWM_CMPDAT0_CMP3_Pos (0) ö0PWM_CMPDAT0_CMP3_Msk (0xfffful << PWM_CMPDAT0_CMP3_Pos) ø0PWM_CMPDAT0_CMP4_Pos (0) ù0PWM_CMPDAT0_CMP4_Msk (0xfffful << PWM_CMPDAT0_CMP4_Pos) û0PWM_CMPDAT0_CMP5_Pos (0) ü0PWM_CMPDAT0_CMP5_Msk (0xfffful << PWM_CMPDAT0_CMP5_Pos) þ0PWM_CMPDAT0_CMP6_Pos (0) ÿ0PWM_CMPDAT0_CMP6_Msk (0xfffful << PWM_CMPDAT0_CMP6_Pos) 1PWM_CMPDAT0_CMP7_Pos (0) 1PWM_CMPDAT0_CMP7_Msk (0xfffful << PWM_CMPDAT0_CMP7_Pos) 1PWM_CMPDAT0_CMPD0_Pos (16)
1PWM_CMPDAT0_CMPD0_Msk (0xfffful << PWM_CMPDAT0_CMPD0_Pos) 1PWM_CMPDAT0_CMPD1_Pos (16) 1PWM_CMPDAT0_CMPD1_Msk (0xfffful << PWM_CMPDAT0_CMPD1_Pos) 1PWM_CMPDAT0_CMPD2_Pos (16) 1PWM_CMPDAT0_CMPD2_Msk (0xfffful << PWM_CMPDAT0_CMPD2_Pos) 1PWM_CMPDAT0_CMPD3_Pos (16) 1PWM_CMPDAT0_CMPD3_Msk (0xfffful << PWM_CMPDAT0_CMPD3_Pos) 1PWM_CMPDAT0_CMPD4_Pos (16) 1PWM_CMPDAT0_CMPD4_Msk (0xfffful << PWM_CMPDAT0_CMPD4_Pos) 1PWM_CMPDAT0_CMPD5_Pos (16) 1PWM_CMPDAT0_CMPD5_Msk (0xfffful << PWM_CMPDAT0_CMPD5_Pos) 1PWM_CMPDAT0_CMPD6_Pos (16) 1PWM_CMPDAT0_CMPD6_Msk (0xfffful << PWM_CMPDAT0_CMPD6_Pos) 1PWM_CMPDAT0_CMPD7_Pos (16) 1PWM_CMPDAT0_CMPD7_Msk (0xfffful << PWM_CMPDAT0_CMPD7_Pos) 1PWM_CMPDAT1_CMP0_Pos (0) 1PWM_CMPDAT1_CMP0_Msk (0xfffful << PWM_CMPDAT1_CMP0_Pos) 1PWM_CMPDAT1_CMP1_Pos (0) 1PWM_CMPDAT1_CMP1_Msk (0xfffful << PWM_CMPDAT1_CMP1_Pos) ¢1PWM_CMPDAT1_CMP2_Pos (0) £1PWM_CMPDAT1_CMP2_Msk (0xfffful << PWM_CMPDAT1_CMP2_Pos) ¥1PWM_CMPDAT1_CMP3_Pos (0) ¦1PWM_CMPDAT1_CMP3_Msk (0xfffful << PWM_CMPDAT1_CMP3_Pos) ¨1PWM_CMPDAT1_CMP4_Pos (0) ©1PWM_CMPDAT1_CMP4_Msk (0xfffful << PWM_CMPDAT1_CMP4_Pos) «1PWM_CMPDAT1_CMP5_Pos (0) ¬1PWM_CMPDAT1_CMP5_Msk (0xfffful << PWM_CMPDAT1_CMP5_Pos) ®1PWM_CMPDAT1_CMP6_Pos (0) ¯1PWM_CMPDAT1_CMP6_Msk (0xfffful << PWM_CMPDAT1_CMP6_Pos) ±1PWM_CMPDAT1_CMP7_Pos (0) ²1PWM_CMPDAT1_CMP7_Msk (0xfffful << PWM_CMPDAT1_CMP7_Pos) ´1PWM_CMPDAT1_CMPD0_Pos (16) µ1PWM_CMPDAT1_CMPD0_Msk (0xfffful << PWM_CMPDAT1_CMPD0_Pos) ·1PWM_CMPDAT1_CMPD1_Pos (16) ¸1PWM_CMPDAT1_CMPD1_Msk (0xfffful << PWM_CMPDAT1_CMPD1_Pos) º1PWM_CMPDAT1_CMPD2_Pos (16) »1PWM_CMPDAT1_CMPD2_Msk (0xfffful << PWM_CMPDAT1_CMPD2_Pos) ½1PWM_CMPDAT1_CMPD3_Pos (16) ¾1PWM_CMPDAT1_CMPD3_Msk (0xfffful << PWM_CMPDAT1_CMPD3_Pos) À1PWM_CMPDAT1_CMPD4_Pos (16) Á1PWM_CMPDAT1_CMPD4_Msk (0xfffful << PWM_CMPDAT1_CMPD4_Pos) Ã1PWM_CMPDAT1_CMPD5_Pos (16) Ä1PWM_CMPDAT1_CMPD5_Msk (0xfffful << PWM_CMPDAT1_CMPD5_Pos) Æ1PWM_CMPDAT1_CMPD6_Pos (16) Ç1PWM_CMPDAT1_CMPD6_Msk (0xfffful << PWM_CMPDAT1_CMPD6_Pos) É1PWM_CMPDAT1_CMPD7_Pos (16) Ê1PWM_CMPDAT1_CMPD7_Msk (0xfffful << PWM_CMPDAT1_CMPD7_Pos) Ì1PWM_CMPDAT2_CMP0_Pos (0) Í1PWM_CMPDAT2_CMP0_Msk (0xfffful << PWM_CMPDAT2_CMP0_Pos) Ï1PWM_CMPDAT2_CMP1_Pos (0) Ð1PWM_CMPDAT2_CMP1_Msk (0xfffful << PWM_CMPDAT2_CMP1_Pos) Ò1PWM_CMPDAT2_CMP2_Pos (0) Ó1PWM_CMPDAT2_CMP2_Msk (0xfffful << PWM_CMPDAT2_CMP2_Pos) Õ1PWM_CMPDAT2_CMP3_Pos (0) Ö1PWM_CMPDAT2_CMP3_Msk (0xfffful << PWM_CMPDAT2_CMP3_Pos) Ø1PWM_CMPDAT2_CMP4_Pos (0) Ù1PWM_CMPDAT2_CMP4_Msk (0xfffful << PWM_CMPDAT2_CMP4_Pos) Û1PWM_CMPDAT2_CMP5_Pos (0) Ü1PWM_CMPDAT2_CMP5_Msk (0xfffful << PWM_CMPDAT2_CMP5_Pos) Þ1PWM_CMPDAT2_CMP6_Pos (0) ß1PWM_CMPDAT2_CMP6_Msk (0xfffful << PWM_CMPDAT2_CMP6_Pos) á1PWM_CMPDAT2_CMP7_Pos (0) â1PWM_CMPDAT2_CMP7_Msk (0xfffful << PWM_CMPDAT2_CMP7_Pos) ä1PWM_CMPDAT2_CMPD0_Pos (16) å1PWM_CMPDAT2_CMPD0_Msk (0xfffful << PWM_CMPDAT2_CMPD0_Pos) ç1PWM_CMPDAT2_CMPD1_Pos (16) è1PWM_CMPDAT2_CMPD1_Msk (0xfffful << PWM_CMPDAT2_CMPD1_Pos) ê1PWM_CMPDAT2_CMPD2_Pos (16) ë1PWM_CMPDAT2_CMPD2_Msk (0xfffful << PWM_CMPDAT2_CMPD2_Pos) í1PWM_CMPDAT2_CMPD3_Pos (16) î1PWM_CMPDAT2_CMPD3_Msk (0xfffful << PWM_CMPDAT2_CMPD3_Pos) ð1PWM_CMPDAT2_CMPD4_Pos (16) ñ1PWM_CMPDAT2_CMPD4_Msk (0xfffful << PWM_CMPDAT2_CMPD4_Pos) ó1PWM_CMPDAT2_CMPD5_Pos (16) ô1PWM_CMPDAT2_CMPD5_Msk (0xfffful << PWM_CMPDAT2_CMPD5_Pos) ö1PWM_CMPDAT2_CMPD6_Pos (16) ÷1PWM_CMPDAT2_CMPD6_Msk (0xfffful << PWM_CMPDAT2_CMPD6_Pos) ù1PWM_CMPDAT2_CMPD7_Pos (16) ú1PWM_CMPDAT2_CMPD7_Msk (0xfffful << PWM_CMPDAT2_CMPD7_Pos) ü1PWM_CMPDAT3_CMP0_Pos (0) ý1PWM_CMPDAT3_CMP0_Msk (0xfffful << PWM_CMPDAT3_CMP0_Pos) ÿ1PWM_CMPDAT3_CMP1_Pos (0) 2PWM_CMPDAT3_CMP1_Msk (0xfffful << PWM_CMPDAT3_CMP1_Pos) 2PWM_CMPDAT3_CMP2_Pos (0) 2PWM_CMPDAT3_CMP2_Msk (0xfffful << PWM_CMPDAT3_CMP2_Pos)
2PWM_CMPDAT3_CMP3_Pos (0) 2PWM_CMPDAT3_CMP3_Msk (0xfffful << PWM_CMPDAT3_CMP3_Pos) 2PWM_CMPDAT3_CMP4_Pos (0) 2PWM_CMPDAT3_CMP4_Msk (0xfffful << PWM_CMPDAT3_CMP4_Pos) 2PWM_CMPDAT3_CMP5_Pos (0) 2PWM_CMPDAT3_CMP5_Msk (0xfffful << PWM_CMPDAT3_CMP5_Pos) 2PWM_CMPDAT3_CMP6_Pos (0) 2PWM_CMPDAT3_CMP6_Msk (0xfffful << PWM_CMPDAT3_CMP6_Pos) 2PWM_CMPDAT3_CMP7_Pos (0) 2PWM_CMPDAT3_CMP7_Msk (0xfffful << PWM_CMPDAT3_CMP7_Pos) 2PWM_CMPDAT3_CMPD0_Pos (16) 2PWM_CMPDAT3_CMPD0_Msk (0xfffful << PWM_CMPDAT3_CMPD0_Pos) 2PWM_CMPDAT3_CMPD1_Pos (16) 2PWM_CMPDAT3_CMPD1_Msk (0xfffful << PWM_CMPDAT3_CMPD1_Pos) 2PWM_CMPDAT3_CMPD2_Pos (16) 2PWM_CMPDAT3_CMPD2_Msk (0xfffful << PWM_CMPDAT3_CMPD2_Pos) 2PWM_CMPDAT3_CMPD3_Pos (16) 2PWM_CMPDAT3_CMPD3_Msk (0xfffful << PWM_CMPDAT3_CMPD3_Pos) 2PWM_CMPDAT3_CMPD4_Pos (16) ¡2PWM_CMPDAT3_CMPD4_Msk (0xfffful << PWM_CMPDAT3_CMPD4_Pos) £2PWM_CMPDAT3_CMPD5_Pos (16) ¤2PWM_CMPDAT3_CMPD5_Msk (0xfffful << PWM_CMPDAT3_CMPD5_Pos) ¦2PWM_CMPDAT3_CMPD6_Pos (16) §2PWM_CMPDAT3_CMPD6_Msk (0xfffful << PWM_CMPDAT3_CMPD4_Pos) ©2PWM_CMPDAT3_CMPD7_Pos (16) ª2PWM_CMPDAT3_CMPD7_Msk (0xfffful << PWM_CMPDAT3_CMPD7_Pos) ¬2PWM_CMPDAT4_CMP0_Pos (0) 2PWM_CMPDAT4_CMP0_Msk (0xfffful << PWM_CMPDAT4_CMP0_Pos) ¯2PWM_CMPDAT4_CMP1_Pos (0) °2PWM_CMPDAT4_CMP1_Msk (0xfffful << PWM_CMPDAT4_CMP1_Pos) ²2PWM_CMPDAT4_CMP2_Pos (0) ³2PWM_CMPDAT4_CMP2_Msk (0xfffful << PWM_CMPDAT4_CMP2_Pos) µ2PWM_CMPDAT4_CMP3_Pos (0) ¶2PWM_CMPDAT4_CMP3_Msk (0xfffful << PWM_CMPDAT4_CMP3_Pos) ¸2PWM_CMPDAT4_CMP4_Pos (0) ¹2PWM_CMPDAT4_CMP4_Msk (0xfffful << PWM_CMPDAT4_CMP4_Pos) »2PWM_CMPDAT4_CMP5_Pos (0) ¼2PWM_CMPDAT4_CMP5_Msk (0xfffful << PWM_CMPDAT4_CMP5_Pos) ¾2PWM_CMPDAT4_CMP6_Pos (0) ¿2PWM_CMPDAT4_CMP6_Msk (0xfffful << PWM_CMPDAT4_CMP6_Pos) Á2PWM_CMPDAT4_CMP7_Pos (0) Â2PWM_CMPDAT4_CMP7_Msk (0xfffful << PWM_CMPDAT4_CMP7_Pos) Ä2PWM_CMPDAT4_CMPD0_Pos (16) Å2PWM_CMPDAT4_CMPD0_Msk (0xfffful << PWM_CMPDAT4_CMPD0_Pos) Ç2PWM_CMPDAT4_CMPD1_Pos (16) È2PWM_CMPDAT4_CMPD1_Msk (0xfffful << PWM_CMPDAT4_CMPD1_Pos) Ê2PWM_CMPDAT4_CMPD2_Pos (16) Ë2PWM_CMPDAT4_CMPD2_Msk (0xfffful << PWM_CMPDAT4_CMPD2_Pos) Í2PWM_CMPDAT4_CMPD3_Pos (16) Î2PWM_CMPDAT4_CMPD3_Msk (0xfffful << PWM_CMPDAT4_CMPD3_Pos) Ð2PWM_CMPDAT4_CMPD4_Pos (16) Ñ2PWM_CMPDAT4_CMPD4_Msk (0xfffful << PWM_CMPDAT4_CMPD4_Pos) Ó2PWM_CMPDAT4_CMPD5_Pos (16) Ô2PWM_CMPDAT4_CMPD5_Msk (0xfffful << PWM_CMPDAT4_CMPD5_Pos) Ö2PWM_CMPDAT4_CMPD6_Pos (16) ×2PWM_CMPDAT4_CMPD6_Msk (0xfffful << PWM_CMPDAT4_CMPD6_Pos) Ù2PWM_CMPDAT4_CMPD7_Pos (16) Ú2PWM_CMPDAT4_CMPD7_Msk (0xfffful << PWM_CMPDAT4_CMPD7_Pos) Ü2PWM_CMPDAT5_CMP0_Pos (0) Ý2PWM_CMPDAT5_CMP0_Msk (0xfffful << PWM_CMPDAT5_CMP0_Pos) ß2PWM_CMPDAT5_CMP1_Pos (0) à2PWM_CMPDAT5_CMP1_Msk (0xfffful << PWM_CMPDAT5_CMP1_Pos) â2PWM_CMPDAT5_CMP2_Pos (0) ã2PWM_CMPDAT5_CMP2_Msk (0xfffful << PWM_CMPDAT5_CMP2_Pos) å2PWM_CMPDAT5_CMP3_Pos (0) æ2PWM_CMPDAT5_CMP3_Msk (0xfffful << PWM_CMPDAT5_CMP3_Pos) è2PWM_CMPDAT5_CMP4_Pos (0) é2PWM_CMPDAT5_CMP4_Msk (0xfffful << PWM_CMPDAT5_CMP4_Pos) ë2PWM_CMPDAT5_CMP5_Pos (0) ì2PWM_CMPDAT5_CMP5_Msk (0xfffful << PWM_CMPDAT5_CMP5_Pos) î2PWM_CMPDAT5_CMP6_Pos (0) ï2PWM_CMPDAT5_CMP6_Msk (0xfffful << PWM_CMPDAT5_CMP6_Pos) ñ2PWM_CMPDAT5_CMP7_Pos (0) ò2PWM_CMPDAT5_CMP7_Msk (0xfffful << PWM_CMPDAT5_CMP7_Pos) ô2PWM_CMPDAT5_CMPD0_Pos (16) õ2PWM_CMPDAT5_CMPD0_Msk (0xfffful << PWM_CMPDAT5_CMPD0_Pos) ÷2PWM_CMPDAT5_CMPD1_Pos (16) ø2PWM_CMPDAT5_CMPD1_Msk (0xfffful << PWM_CMPDAT5_CMPD1_Pos) ú2PWM_CMPDAT5_CMPD2_Pos (16) û2PWM_CMPDAT5_CMPD2_Msk (0xfffful << PWM_CMPDAT5_CMPD2_Pos) ý2PWM_CMPDAT5_CMPD3_Pos (16) þ2PWM_CMPDAT5_CMPD3_Msk (0xfffful << PWM_CMPDAT5_CMPD3_Pos) 3PWM_CMPDAT5_CMPD4_Pos (16) 3PWM_CMPDAT5_CMPD4_Msk (0xfffful << PWM_CMPDAT5_CMPD4_Pos) 3PWM_CMPDAT5_CMPD5_Pos (16) 3PWM_CMPDAT5_CMPD5_Msk (0xfffful << PWM_CMPDAT5_CMPD5_Pos) 3PWM_CMPDAT5_CMPD6_Pos (16) 3PWM_CMPDAT5_CMPD6_Msk (0xfffful << PWM_CMPDAT5_CMPD6_Pos) 3PWM_CMPDAT5_CMPD7_Pos (16) 3PWM_CMPDAT5_CMPD7_Msk (0xfffful << PWM_CMPDAT5_CMPD7_Pos) 3PWM_CMPDAT6_CMP0_Pos (0) 3PWM_CMPDAT6_CMP0_Msk (0xfffful << PWM_CMPDAT6_CMP0_Pos) 3PWM_CMPDAT6_CMP1_Pos (0) 3PWM_CMPDAT6_CMP1_Msk (0xfffful << PWM_CMPDAT6_CMP1_Pos) 3PWM_CMPDAT6_CMP2_Pos (0) 3PWM_CMPDAT6_CMP2_Msk (0xfffful << PWM_CMPDAT6_CMP2_Pos) 3PWM_CMPDAT6_CMP3_Pos (0) 3PWM_CMPDAT6_CMP3_Msk (0xfffful << PWM_CMPDAT6_CMP3_Pos) 3PWM_CMPDAT6_CMP4_Pos (0) 3PWM_CMPDAT6_CMP4_Msk (0xfffful << PWM_CMPDAT6_CMP4_Pos) 3PWM_CMPDAT6_CMP5_Pos (0) 3PWM_CMPDAT6_CMP5_Msk (0xfffful << PWM_CMPDAT6_CMP5_Pos) 3PWM_CMPDAT6_CMP6_Pos (0) 3PWM_CMPDAT6_CMP6_Msk (0xfffful << PWM_CMPDAT6_CMP6_Pos) ¡3PWM_CMPDAT6_CMP7_Pos (0) ¢3PWM_CMPDAT6_CMP7_Msk (0xfffful << PWM_CMPDAT6_CMP7_Pos) ¤3PWM_CMPDAT6_CMPD0_Pos (16) ¥3PWM_CMPDAT6_CMPD0_Msk (0xfffful << PWM_CMPDAT6_CMPD0_Pos) §3PWM_CMPDAT6_CMPD1_Pos (16) ¨3PWM_CMPDAT6_CMPD1_Msk (0xfffful << PWM_CMPDAT6_CMPD1_Pos) ª3PWM_CMPDAT6_CMPD2_Pos (16) «3PWM_CMPDAT6_CMPD2_Msk (0xfffful << PWM_CMPDAT6_CMPD2_Pos) 3PWM_CMPDAT6_CMPD3_Pos (16) ®3PWM_CMPDAT6_CMPD3_Msk (0xfffful << PWM_CMPDAT6_CMPD3_Pos) °3PWM_CMPDAT6_CMPD4_Pos (16) ±3PWM_CMPDAT6_CMPD4_Msk (0xfffful << PWM_CMPDAT6_CMPD4_Pos) ³3PWM_CMPDAT6_CMPD5_Pos (16) ´3PWM_CMPDAT6_CMPD5_Msk (0xfffful << PWM_CMPDAT6_CMPD5_Pos) ¶3PWM_CMPDAT6_CMPD6_Pos (16) ·3PWM_CMPDAT6_CMPD6_Msk (0xfffful << PWM_CMPDAT6_CMPD6_Pos) ¹3PWM_CMPDAT6_CMPD7_Pos (16) º3PWM_CMPDAT6_CMPD7_Msk (0xfffful << PWM_CMPDAT6_CMPD7_Pos) ¼3PWM_CMPDAT7_CMP0_Pos (0) ½3PWM_CMPDAT7_CMP0_Msk (0xfffful << PWM_CMPDAT7_CMP0_Pos) ¿3PWM_CMPDAT7_CMP1_Pos (0) À3PWM_CMPDAT7_CMP1_Msk (0xfffful << PWM_CMPDAT7_CMP1_Pos) Â3PWM_CMPDAT7_CMP2_Pos (0) Ã3PWM_CMPDAT7_CMP2_Msk (0xfffful << PWM_CMPDAT7_CMP2_Pos) Å3PWM_CMPDAT7_CMP3_Pos (0) Æ3PWM_CMPDAT7_CMP3_Msk (0xfffful << PWM_CMPDAT7_CMP3_Pos) È3PWM_CMPDAT7_CMP4_Pos (0) É3PWM_CMPDAT7_CMP4_Msk (0xfffful << PWM_CMPDAT7_CMP4_Pos) Ë3PWM_CMPDAT7_CMP5_Pos (0) Ì3PWM_CMPDAT7_CMP5_Msk (0xfffful << PWM_CMPDAT7_CMP5_Pos) Î3PWM_CMPDAT7_CMP6_Pos (0) Ï3PWM_CMPDAT7_CMP6_Msk (0xfffful << PWM_CMPDAT7_CMP6_Pos) Ñ3PWM_CMPDAT7_CMP7_Pos (0) Ò3PWM_CMPDAT7_CMP7_Msk (0xfffful << PWM_CMPDAT7_CMP7_Pos) Ô3PWM_CMPDAT7_CMPD0_Pos (16) Õ3PWM_CMPDAT7_CMPD0_Msk (0xfffful << PWM_CMPDAT7_CMPD0_Pos) ×3PWM_CMPDAT7_CMPD1_Pos (16) Ø3PWM_CMPDAT7_CMPD1_Msk (0xfffful << PWM_CMPDAT7_CMPD1_Pos) Ú3PWM_CMPDAT7_CMPD2_Pos (16) Û3PWM_CMPDAT7_CMPD2_Msk (0xfffful << PWM_CMPDAT7_CMPD2_Pos) Ý3PWM_CMPDAT7_CMPD3_Pos (16) Þ3PWM_CMPDAT7_CMPD3_Msk (0xfffful << PWM_CMPDAT7_CMPD3_Pos) à3PWM_CMPDAT7_CMPD4_Pos (16) á3PWM_CMPDAT7_CMPD4_Msk (0xfffful << PWM_CMPDAT7_CMPD4_Pos) ã3PWM_CMPDAT7_CMPD5_Pos (16) ä3PWM_CMPDAT7_CMPD5_Msk (0xfffful << PWM_CMPDAT7_CMPD5_Pos) æ3PWM_CMPDAT7_CMPD6_Pos (16) ç3PWM_CMPDAT7_CMPD6_Msk (0xfffful << PWM_CMPDAT7_CMPD6_Pos) é3PWM_CMPDAT7_CMPD7_Pos (16) ê3PWM_CMPDAT7_CMPD7_Msk (0xfffful << PWM_CMPDAT7_CMPD7_Pos) ì3PWM_CTL2_BRKIEN_Pos (16) í3PWM_CTL2_BRKIEN_Msk (0x1ul << PWM_CTL2_BRKIEN_Pos) ï3PWM_CTL2_PINTTYPE_Pos (17) ð3PWM_CTL2_PINTTYPE_Msk (0x1ul << PWM_CTL2_PINTTYPE_Pos) ò3PWM_CTL2_DTCNT01_Pos (24) ó3PWM_CTL2_DTCNT01_Msk (0x1ul << PWM_CTL2_DTCNT01_Pos) õ3PWM_CTL2_DTCNT23_Pos (25) ö3PWM_CTL2_DTCNT23_Msk (0x1ul << PWM_CTL2_DTCNT23_Pos) ø3PWM_CTL2_DTCNT45_Pos (26) ù3PWM_CTL2_DTCNT45_Msk (0x1ul << PWM_CTL2_DTCNT45_Pos) û3PWM_CTL2_DTCNT67_Pos (27) ü3PWM_CTL2_DTCNT67_Msk (0x1ul << PWM_CTL2_DTCNT67_Pos) þ3PWM_CTL2_CNTCLR_Pos (27) ÿ3PWM_CTL2_CNTCLR_Msk (0x1ul << PWM_CTL2_CNTCLR_Pos) 4PWM_CTL2_MODE_Pos (28) 4PWM_CTL2_MODE_Msk (0x3ul << PWM_CTL2_MODE_Pos) 4PWM_CTL2_GROUPEN_Pos (30)
4PWM_CTL2_GROUPEN_Msk (0x1ul << PWM_CTL2_GROUPEN_Pos) 4PWM_CTL2_CNTTYPE_Pos (31) 4PWM_CTL2_CNTTYPE_Msk (0x1ul << PWM_CTL2_CNTTYPE_Pos) 4PWM_FLAG_ZF0_Pos (0) 4PWM_FLAG_ZF0_Msk (0x1ul << PWM_FLAG_ZF0_Pos) 4PWM_FLAG_ZF1_Pos (1) 4PWM_FLAG_ZF1_Msk (0x1ul << PWM_FLAG_ZF1_Pos) 4PWM_FLAG_ZF2_Pos (2) 4PWM_FLAG_ZF2_Msk (0x1ul << PWM_FLAG_ZF2_Pos) 4PWM_FLAG_ZF3_Pos (3) 4PWM_FLAG_ZF3_Msk (0x1ul << PWM_FLAG_ZF3_Pos) 4PWM_FLAG_ZF4_Pos (4) 4PWM_FLAG_ZF4_Msk (0x1ul << PWM_FLAG_ZF4_Pos) 4PWM_FLAG_ZF5_Pos (5) 4PWM_FLAG_ZF5_Msk (0x1ul << PWM_FLAG_ZF5_Pos) 4PWM_FLAG_ZF6_Pos (6) 4PWM_FLAG_ZF6_Msk (0x1ul << PWM_FLAG_ZF6_Pos) 4PWM_FLAG_ZF7_Pos (7) 4PWM_FLAG_ZF7_Msk (0x1ul << PWM_FLAG_ZF7_Pos) ¢4PWM_FLAG_CMPDF0_Pos (8) £4PWM_FLAG_CMPDF0_Msk (0x1ul << PWM_FLAG_CMPDF0_Pos) ¥4PWM_FLAG_CMPDF1_Pos (9) ¦4PWM_FLAG_CMPDF1_Msk (0x1ul << PWM_FLAG_CMPDF1_Pos) ¨4PWM_FLAG_CMPDF2_Pos (10) ©4PWM_FLAG_CMPDF2_Msk (0x1ul << PWM_FLAG_CMPDF2_Pos) «4PWM_FLAG_CMPDF3_Pos (11) ¬4PWM_FLAG_CMPDF3_Msk (0x1ul << PWM_FLAG_CMPDF3_Pos) ®4PWM_FLAG_CMPDF4_Pos (12) ¯4PWM_FLAG_CMPDF4_Msk (0x1ul << PWM_FLAG_CMPDF4_Pos) ±4PWM_FLAG_CMPDF5_Pos (13) ²4PWM_FLAG_CMPDF5_Msk (0x1ul << PWM_FLAG_CMPDF5_Pos) ´4PWM_FLAG_CMPDF6_Pos (14) µ4PWM_FLAG_CMPDF6_Msk (0x1ul << PWM_FLAG_CMPDF6_Pos) ·4PWM_FLAG_CMPDF7_Pos (15) ¸4PWM_FLAG_CMPDF7_Msk (0x1ul << PWM_FLAG_CMPDF7_Pos) º4PWM_FLAG_PF0_Pos (16) »4PWM_FLAG_PF0_Msk (0x1ul << PWM_FLAG_PF0_Pos) ½4PWM_FLAG_PF1_Pos (17) ¾4PWM_FLAG_PF1_Msk (0x1ul << PWM_FLAG_PF1_Pos) À4PWM_FLAG_PF2_Pos (18) Á4PWM_FLAG_PF2_Msk (0x1ul << PWM_FLAG_PF2_Pos) Ã4PWM_FLAG_PF3_Pos (19) Ä4PWM_FLAG_PF3_Msk (0x1ul << PWM_FLAG_PF3_Pos) Æ4PWM_FLAG_PF4_Pos (20) Ç4PWM_FLAG_PF4_Msk (0x1ul << PWM_FLAG_PF4_Pos) É4PWM_FLAG_PF5_Pos (21) Ê4PWM_FLAG_PF5_Msk (0x1ul << PWM_FLAG_PF5_Pos) Ì4PWM_FLAG_PF6_Pos (22) Í4PWM_FLAG_PF6_Msk (0x1ul << PWM_FLAG_PF6_Pos) Ï4PWM_FLAG_PF7_Pos (23) Ð4PWM_FLAG_PF7_Msk (0x1ul << PWM_FLAG_PF7_Pos) Ò4PWM_FLAG_CMPUF0_Pos (24) Ó4PWM_FLAG_CMPUF0_Msk (0x1ul << PWM_FLAG_CMPUF0_Pos) Õ4PWM_FLAG_CMPUF1_Pos (25) Ö4PWM_FLAG_CMPUF1_Msk (0x1ul << PWM_FLAG_CMPUF1_Pos) Ø4PWM_FLAG_CMPUF2_Pos (26) Ù4PWM_FLAG_CMPUF2_Msk (0x1ul << PWM_FLAG_CMPUF2_Pos) Û4PWM_FLAG_CMPUF3_Pos (27) Ü4PWM_FLAG_CMPUF3_Msk (0x1ul << PWM_FLAG_CMPUF3_Pos) Þ4PWM_FLAG_CMPUF4_Pos (28) ß4PWM_FLAG_CMPUF4_Msk (0x1ul << PWM_FLAG_CMPUF4_Pos) á4PWM_FLAG_CMPUF5_Pos (29) â4PWM_FLAG_CMPUF5_Msk (0x1ul << PWM_FLAG_CMPUF5_Pos) ä4PWM_FLAG_CMPUF6_Pos (30) å4PWM_FLAG_CMPUF6_Msk (0x1ul << PWM_FLAG_CMPUF6_Pos) ç4PWM_FLAG_CMPUF7_Pos (31) è4PWM_FLAG_CMPUF7_Msk (0x1ul << PWM_FLAG_CMPUF7_Pos) ê4PWM_INTEN_ZIEN0_Pos (0) ë4PWM_INTEN_ZIEN0_Msk (0x1ul << PWM_INTEN_ZIEN0_Pos) í4PWM_INTEN_ZIEN1_Pos (1) î4PWM_INTEN_ZIEN1_Msk (0x1ul << PWM_INTEN_ZIEN1_Pos) ð4PWM_INTEN_ZIEN2_Pos (2) ñ4PWM_INTEN_ZIEN2_Msk (0x1ul << PWM_INTEN_ZIEN2_Pos) ó4PWM_INTEN_ZIEN3_Pos (3) ô4PWM_INTEN_ZIEN3_Msk (0x1ul << PWM_INTEN_ZIEN3_Pos) ö4PWM_INTEN_ZIEN4_Pos (4) ÷4PWM_INTEN_ZIEN4_Msk (0x1ul << PWM_INTEN_ZIEN4_Pos) ù4PWM_INTEN_ZIEN5_Pos (5) ú4PWM_INTEN_ZIEN5_Msk (0x1ul << PWM_INTEN_ZIEN5_Pos) ý4PWM_INTEN_ZIEN6_Pos (6) þ4PWM_INTEN_ZIEN6_Msk (0x1ul << PWM_INTEN_ZIEN6_Pos) 5PWM_INTEN_ZIEN7_Pos (7) 5PWM_INTEN_ZIEN7_Msk (0x1ul << PWM_INTEN_ZIEN7_Pos) 5PWM_INTEN_CMPDIEN0_Pos (8)
5PWM_INTEN_CMPDIEN0_Msk (0x1ul << PWM_INTEN_CMPDIEN0_Pos) 5PWM_INTEN_CMPDIEN1_Pos (9) 5PWM_INTEN_CMPDIEN1_Msk (0x1ul << PWM_INTEN_CMPDIEN1_Pos) 5PWM_INTEN_CMPDIEN2_Pos (10) 5PWM_INTEN_CMPDIEN2_Msk (0x1ul << PWM_INTEN_CMPDIEN2_Pos) 5PWM_INTEN_CMPDIEN3_Pos (11) 5PWM_INTEN_CMPDIEN3_Msk (0x1ul << PWM_INTEN_CMPDIEN3_Pos) 5PWM_INTEN_CMPDIEN4_Pos (12) 5PWM_INTEN_CMPDIEN4_Msk (0x1ul << PWM_INTEN_CMPDIEN4_Pos) 5PWM_INTEN_CMPDIEN5_Pos (13) 5PWM_INTEN_CMPDIEN5_Msk (0x1ul << PWM_INTEN_CMPDIEN5_Pos) 5PWM_INTEN_CMPDIEN6_Pos (14) 5PWM_INTEN_CMPDIEN6_Msk (0x1ul << PWM_INTEN_CMPDIEN6_Pos) 5PWM_INTEN_CMPDIEN7_Pos (15) 5PWM_INTEN_CMPDIEN7_Msk (0x1ul << PWM_INTEN_CMPDIEN7_Pos) 5PWM_INTEN_PIEN0_Pos (16) 5PWM_INTEN_PIEN0_Msk (0x1ul << PWM_INTEN_PIEN0_Pos) 5PWM_INTEN_PIEN1_Pos (17) ¡5PWM_INTEN_PIEN1_Msk (0x1ul << PWM_INTEN_PIEN1_Pos) £5PWM_INTEN_PIEN2_Pos (18) ¤5PWM_INTEN_PIEN2_Msk (0x1ul << PWM_INTEN_PIEN2_Pos) ¦5PWM_INTEN_PIEN3_Pos (19) §5PWM_INTEN_PIEN3_Msk (0x1ul << PWM_INTEN_PIEN3_Pos) ©5PWM_INTEN_PIEN4_Pos (20) ª5PWM_INTEN_PIEN4_Msk (0x1ul << PWM_INTEN_PIEN4_Pos) ¬5PWM_INTEN_PIEN5_Pos (21) 5PWM_INTEN_PIEN5_Msk (0x1ul << PWM_INTEN_PIEN5_Pos) °5PWM_INTEN_PIEN6_Pos (22) ±5PWM_INTEN_PIEN6_Msk (0x1ul << PWM_INTEN_PIEN6_Pos) ´5PWM_INTEN_PIEN7_Pos (23) µ5PWM_INTEN_PIEN7_Msk (0x1ul << PWM_INTEN_PIEN7_Pos) ·5PWM_INTEN_CMPUIEN0_Pos (24) ¸5PWM_INTEN_CMPUIEN0_Msk (0x1ul << PWM_INTEN_CMPUIEN0_Pos) º5PWM_INTEN_CMPUIEN1_Pos (25) »5PWM_INTEN_CMPUIEN1_Msk (0x1ul << PWM_INTEN_CMPUIEN1_Pos) ½5PWM_INTEN_CMPUIEN2_Pos (26) ¾5PWM_INTEN_CMPUIEN2_Msk (0x1ul << PWM_INTEN_CMPUIEN2_Pos) À5PWM_INTEN_CMPUIEN3_Pos (27) Á5PWM_INTEN_CMPUIEN3_Msk (0x1ul << PWM_INTEN_CMPUIEN3_Pos) Ã5PWM_INTEN_CMPUIEN4_Pos (28) Ä5PWM_INTEN_CMPUIEN4_Msk (0x1ul << PWM_INTEN_CMPUIEN4_Pos) Æ5PWM_INTEN_CMPUIEN5_Pos (29) Ç5PWM_INTEN_CMPUIEN5_Msk (0x1ul << PWM_INTEN_CMPUIEN5_Pos) É5PWM_INTEN_CMPUIEN6_Pos (30) Ê5PWM_INTEN_CMPUIEN6_Msk (0x1ul << PWM_INTEN_CMPUIEN6_Pos) Ì5PWM_INTEN_CMPUIEN7_Pos (31) Í5PWM_INTEN_CMPUIEN7_Msk (0x1ul << PWM_INTEN_CMPUIEN7_Pos) Ï5PWM_INTSTS_ZIF0_Pos (0) Ð5PWM_INTSTS_ZIF0_Msk (0x1ul << PWM_INTSTS_ZIF0_Pos) Ò5PWM_INTSTS_ZIF1_Pos (1) Ó5PWM_INTSTS_ZIF1_Msk (0x1ul << PWM_INTSTS_ZIF1_Pos) Õ5PWM_INTSTS_ZIF2_Pos (2) Ö5PWM_INTSTS_ZIF2_Msk (0x1ul << PWM_INTSTS_ZIF2_Pos) Ø5PWM_INTSTS_ZIF3_Pos (3) Ù5PWM_INTSTS_ZIF3_Msk (0x1ul << PWM_INTSTS_ZIF3_Pos) Û5PWM_INTSTS_ZIF4_Pos (4) Ü5PWM_INTSTS_ZIF4_Msk (0x1ul << PWM_INTSTS_ZIF4_Pos) Þ5PWM_INTSTS_ZIF5_Pos (5) ß5PWM_INTSTS_ZIF5_Msk (0x1ul << PWM_INTSTS_ZIF5_Pos) á5PWM_INTSTS_ZIF6_Pos (6) â5PWM_INTSTS_ZIF6_Msk (0x1ul << PWM_INTSTS_ZIF6_Pos) ä5PWM_INTSTS_ZIF7_Pos (7) å5PWM_INTSTS_ZIF7_Msk (0x1ul << PWM_INTSTS_ZIF7_Pos) ç5PWM_INTSTS_CMPDIF0_Pos (8) è5PWM_INTSTS_CMPDIF0_Msk (0x1ul << PWM_INTSTS_CMPDIF0_Pos) ê5PWM_INTSTS_CMPDIF1_Pos (9) ë5PWM_INTSTS_CMPDIF1_Msk (0x1ul << PWM_INTSTS_CMPDIF1_Pos) í5PWM_INTSTS_CMPDIF2_Pos (10) î5PWM_INTSTS_CMPDIF2_Msk (0x1ul << PWM_INTSTS_CMPDIF2_Pos) ð5PWM_INTSTS_CMPDIF3_Pos (11) ñ5PWM_INTSTS_CMPDIF3_Msk (0x1ul << PWM_INTSTS_CMPDIF3_Pos) ó5PWM_INTSTS_CMPDIF4_Pos (12) ô5PWM_INTSTS_CMPDIF4_Msk (0x1ul << PWM_INTSTS_CMPDIF4_Pos) ö5PWM_INTSTS_CMPDIF5_Pos (13) ÷5PWM_INTSTS_CMPDIF5_Msk (0x1ul << PWM_INTSTS_CMPDIF5_Pos) ù5PWM_INTSTS_CMPDIF6_Pos (14) ú5PWM_INTSTS_CMPDIF6_Msk (0x1ul << PWM_INTSTS_CMPDIF6_Pos) ü5PWM_INTSTS_CMPDIF7_Pos (15) ý5PWM_INTSTS_CMPDIF7_Msk (0x1ul << PWM_INTSTS_CMPDIF7_Pos) ÿ5PWM_INTSTS_PIF0_Pos (16) 6PWM_INTSTS_PIF0_Msk (0x1ul << PWM_INTSTS_PIF0_Pos) 6PWM_INTSTS_PIF1_Pos (17) 6PWM_INTSTS_PIF1_Msk (0x1ul << PWM_INTSTS_PIF1_Pos)
6PWM_INTSTS_PIF2_Pos (18) 6PWM_INTSTS_PIF2_Msk (0x1ul << PWM_INTSTS_PIF2_Pos) 6PWM_INTSTS_PIF3_Pos (19) 6PWM_INTSTS_PIF3_Msk (0x1ul << PWM_INTSTS_PIF3_Pos) 6PWM_INTSTS_PIF4_Pos (20) 6PWM_INTSTS_PIF4_Msk (0x1ul << PWM_INTSTS_PIF4_Pos) 6PWM_INTSTS_PIF5_Pos (21) 6PWM_INTSTS_PIF5_Msk (0x1ul << PWM_INTSTS_PIF5_Pos) 6PWM_INTSTS_PIF6_Pos (22) 6PWM_INTSTS_PIF6_Msk (0x1ul << PWM_INTSTS_PIF6_Pos) 6PWM_INTSTS_PIF7_Pos (23) 6PWM_INTSTS_PIF7_Msk (0x1ul << PWM_INTSTS_PIF7_Pos) 6PWM_INTSTS_CMPUIF0_Pos (24) 6PWM_INTSTS_CMPUIF0_Msk (0x1ul << PWM_INTSTS_CMPUIF0_Pos) 6PWM_INTSTS_CMPUIF1_Pos (25) 6PWM_INTSTS_CMPUIF1_Msk (0x1ul << PWM_INTSTS_CMPUIF1_Pos) 6PWM_INTSTS_CMPUIF2_Pos (26) 6PWM_INTSTS_CMPUIF2_Msk (0x1ul << PWM_INTSTS_CMPUIF2_Pos) 6PWM_INTSTS_CMPUIF3_Pos (27) ¡6PWM_INTSTS_CMPUIF3_Msk (0x1ul << PWM_INTSTS_CMPUIF3_Pos) £6PWM_INTSTS_CMPUIF4_Pos (28) ¤6PWM_INTSTS_CMPUIF4_Msk (0x1ul << PWM_INTSTS_CMPUIF4_Pos) ¦6PWM_INTSTS_CMPUIF5_Pos (29) §6PWM_INTSTS_CMPUIF5_Msk (0x1ul << PWM_INTSTS_CMPUIF5_Pos) ©6PWM_INTSTS_CMPUIF6_Pos (30) ª6PWM_INTSTS_CMPUIF6_Msk (0x1ul << PWM_INTSTS_CMPUIF6_Pos) ¬6PWM_INTSTS_CMPUIF7_Pos (31) 6PWM_INTSTS_CMPUIF7_Msk (0x1ul << PWM_INTSTS_CMPUIF7_Pos) ¯6PWM_POEN_POEN0_Pos (0) °6PWM_POEN_POEN0_Msk (0x1ul << PWM_POEN_POEN0_Pos) ²6PWM_POEN_POEN1_Pos (1) ³6PWM_POEN_POEN1_Msk (0x1ul << PWM_POEN_POEN1_Pos) µ6PWM_POEN_POEN2_Pos (2) ¶6PWM_POEN_POEN2_Msk (0x1ul << PWM_POEN_POEN2_Pos) ¸6PWM_POEN_POEN3_Pos (3) ¹6PWM_POEN_POEN3_Msk (0x1ul << PWM_POEN_POEN3_Pos) »6PWM_POEN_POEN4_Pos (4) ¼6PWM_POEN_POEN4_Msk (0x1ul << PWM_POEN_POEN4_Pos) ¾6PWM_POEN_POEN5_Pos (5) ¿6PWM_POEN_POEN5_Msk (0x1ul << PWM_POEN_POEN5_Pos) Á6PWM_POEN_POEN6_Pos (6) Â6PWM_POEN_POEN6_Msk (0x1ul << PWM_POEN_POEN4_Pos) Ä6PWM_POEN_POEN7_Pos (7) Å6PWM_POEN_POEN7_Msk (0x1ul << PWM_POEN_POEN7_Pos) Ç6PWM_BRKCTL_BRK0EN_Pos (0) È6PWM_BRKCTL_BRK0EN_Msk (0x1ul << PWM_BRKCTL_BRK0EN_Pos) Ê6PWM_BRKCTL_BRK1EN_Pos (1) Ë6PWM_BRKCTL_BRK1EN_Msk (0x1ul << PWM_BRKCTL_BRK1EN_Pos) Í6PWM_BRKCTL_BRK0SEL_Pos (2) Î6PWM_BRKCTL_BRK0SEL_Msk (0x1ul << PWM_BRKCTL_BRK0SEL_Pos) Ð6PWM_BRKCTL_BRK1SEL_Pos (3) Ñ6PWM_BRKCTL_BRK1SEL_Msk (0x1ul << PWM_BRKCTL_BRK1SEL_Pos) Ó6PWM_BRKCTL_BRKSTS_Pos (7) Ô6PWM_BRKCTL_BRKSTS_Msk (0x1ul << PWM_BRKCTL_BRKSTS_Pos) Ö6PWM_BRKCTL_BRKACT_Pos (8) ×6PWM_BRKCTL_BRKACT_Msk (0x1ul << PWM_BRKCTL_BRKACT_Pos) Ù6PWM_BRKCTL_SWBRK_Pos (9) Ú6PWM_BRKCTL_SWBRK_Msk (0x1ul << PWM_BRKCTL_SWBRK_Pos) Ü6PWM_BRKCTL_BRKIF0_Pos (16) Ý6PWM_BRKCTL_BRKIF0_Msk (0x1ul << PWM_BRKCTL_BRKIF0_Pos) ß6PWM_BRKCTL_BRKIF1_Pos (17) à6PWM_BRKCTL_BRKIF1_Msk (0x1ul << PWM_BRKCTL_BRKIF1_Pos) â6PWM_BRKCTL_BRKF0_Pos (18) ã6PWM_BRKCTL_BRKF0_Msk (0x1ul << PWM_BRKCTL_BRKF0_Pos) å6PWM_BRKCTL_BRKF1_Pos (19) æ6PWM_BRKCTL_BRKF1_Msk (0x1ul << PWM_BRKCTL_BRKF1_Pos) è6PWM_BRKCTL_BKOD0_Pos (24) é6PWM_BRKCTL_BKOD0_Msk (0x1ul << PWM_BRKCTL_BKOD0_Pos) ë6PWM_BRKCTL_BKOD1_Pos (25) ì6PWM_BRKCTL_BKOD1_Msk (0x1ul << PWM_BRKCTL_BKOD1_Pos) î6PWM_BRKCTL_BKOD2_Pos (26) ï6PWM_BRKCTL_BKOD2_Msk (0x1ul << PWM_BRKCTL_BKOD2_Pos) ñ6PWM_BRKCTL_BKOD3_Pos (27) ò6PWM_BRKCTL_BKOD3_Msk (0x1ul << PWM_BRKCTL_BKOD3_Pos) ô6PWM_BRKCTL_BKOD4_Pos (28) õ6PWM_BRKCTL_BKOD4_Msk (0x1ul << PWM_BRKCTL_BKOD4_Pos) ÷6PWM_BRKCTL_BKOD5_Pos (29) ø6PWM_BRKCTL_BKOD5_Msk (0x1ul << PWM_BRKCTL_BKOD5_Pos) ú6PWM_BRKCTL_D6BKOD_Pos (30) û6PWM_BRKCTL_D6BKOD_Msk (0x1ul << PWM_BRKCTL_D6BKOD_Pos) ý6PWM_BRKCTL_D7BKOD_Pos (31) þ6PWM_BRKCTL_D7BKOD_Msk (0x1ul << PWM_BRKCTL_D7BKOD_Pos) 7PWM_DTCTL_DTI01_Pos (0) 7PWM_DTCTL_DTI01_Msk (0xfful << PWM_DTCTL_DTI01_Pos) 7PWM_DTCTL_DTI23_Pos (8) 7PWM_DTCTL_DTI23_Msk (0xfful << PWM_DTCTL_DTI23_Pos) 7PWM_DTCTL_DTI45_Pos (16) 7PWM_DTCTL_DTI45_Msk (0xfful << PWM_DTCTL_DTI45_Pos) 7PWM_DTCTL_DTI67_Pos (24) 7PWM_DTCTL_DTI67_Msk (0xfful << PWM_DTCTL_DTI67_Pos) 7PWM_ADCTCTL0_CUTRGEN0_Pos (0) 7PWM_ADCTCTL0_CUTRGEN0_Msk (0x1ul << PWM_ADCTCTL0_CUTRGEN0_Pos) 7PWM_ADCTCTL0_CPTRGEN0_Pos (1) 7PWM_ADCTCTL0_CPTRGEN0_Msk (0x1ul << PWM_ADCTCTL0_CPTRGEN0_Pos) 7PWM_ADCTCTL0_CDTRGEN0_Pos (2) 7PWM_ADCTCTL0_CDTRGEN0_Msk (0x1ul << PWM_ADCTCTL0_CDTRGEN0_Pos) 7PWM_ADCTCTL0_ZPTRGEN0_Pos (3) 7PWM_ADCTCTL0_ZPTRGEN0_Msk (0x1ul << PWM_ADCTCTL0_ZPTRGEN0_Pos) 7PWM_ADCTCTL0_CUTRGEN1_Pos (8) 7PWM_ADCTCTL0_CUTRGEN1_Msk (0x1ul << PWM_ADCTCTL0_CUTRGEN1_Pos) 7PWM_ADCTCTL0_CPTRGEN1_Pos (9) 7PWM_ADCTCTL0_CPTRGEN1_Msk (0x1ul << PWM_ADCTCTL0_CPTRGEN1_Pos) 7PWM_ADCTCTL0_CDTRGEN1_Pos (10) 7PWM_ADCTCTL0_CDTRGEN1_Msk (0x1ul << PWM_ADCTCTL0_CDTRGEN1_Pos) ¡7PWM_ADCTCTL0_ZPTRGEN1_Pos (11) ¢7PWM_ADCTCTL0_ZPTRGEN1_Msk (0x1ul << PWM_ADCTCTL0_ZPTRGEN1_Pos) ¤7PWM_ADCTCTL0_CUTRGEN2_Pos (16) ¥7PWM_ADCTCTL0_CUTRGEN2_Msk (0x1ul << PWM_ADCTCTL0_CUTRGEN2_Pos) §7PWM_ADCTCTL0_CPTRGEN2_Pos (17) ¨7PWM_ADCTCTL0_CPTRGEN2_Msk (0x1ul << PWM_ADCTCTL0_CPTRGEN2_Pos) ª7PWM_ADCTCTL0_CDTRGEN2_Pos (18) «7PWM_ADCTCTL0_CDTRGEN2_Msk (0x1ul << PWM_ADCTCTL0_CDTRGEN2_Pos) 7PWM_ADCTCTL0_ZPTRGEN2_Pos (19) ®7PWM_ADCTCTL0_ZPTRGEN2_Msk (0x1ul << PWM_ADCTCTL0_ZPTRGEN2_Pos) °7PWM_ADCTCTL0_CUTRGEN3_Pos (24) ±7PWM_ADCTCTL0_CUTRGEN3_Msk (0x1ul << PWM_ADCTCTL0_CUTRGEN3_Pos) ³7PWM_ADCTCTL0_CPTRGEN3_Pos (25) ´7PWM_ADCTCTL0_CPTRGEN3_Msk (0x1ul << PWM_ADCTCTL0_CPTRGEN3_Pos) ¶7PWM_ADCTCTL0_CDTRGEN3_Pos (26) ·7PWM_ADCTCTL0_CDTRGEN3_Msk (0x1ul << PWM_ADCTCTL0_CDTRGEN3_Pos) ¹7PWM_ADCTCTL0_ZPTRGEN3_Pos (27) º7PWM_ADCTCTL0_ZPTRGEN3_Msk (0x1ul << PWM_ADCTCTL0_ZPTRGEN3_Pos) ¼7PWM_ADCTCTL1_CUTRGEN4_Pos (0) ½7PWM_ADCTCTL1_CUTRGEN4_Msk (0x1ul << PWM_ADCTCTL1_CUTRGEN4_Pos) ¿7PWM_ADCTCTL1_CPTRGEN4_Pos (1) À7PWM_ADCTCTL1_CPTRGEN4_Msk (0x1ul << PWM_ADCTCTL1_CPTRGEN4_Pos) Â7PWM_ADCTCTL1_CDTRGEN4_Pos (2) Ã7PWM_ADCTCTL1_CDTRGEN4_Msk (0x1ul << PWM_ADCTCTL1_CDTRGEN4_Pos) Å7PWM_ADCTCTL1_ZPTRGEN4_Pos (3) Æ7PWM_ADCTCTL1_ZPTRGEN4_Msk (0x1ul << PWM_ADCTCTL1_ZPTRGEN4_Pos) È7PWM_ADCTCTL1_CUTRGEN5_Pos (8) É7PWM_ADCTCTL1_CUTRGEN5_Msk (0x1ul << PWM_ADCTCTL1_CUTRGEN5_Pos) Ë7PWM_ADCTCTL1_CPTRGEN5_Pos (9) Ì7PWM_ADCTCTL1_CPTRGEN5_Msk (0x1ul << PWM_ADCTCTL1_CPTRGEN5_Pos) Î7PWM_ADCTCTL1_CDTRGEN5_Pos (10) Ï7PWM_ADCTCTL1_CDTRGEN5_Msk (0x1ul << PWM_ADCTCTL1_CDTRGEN5_Pos) Ñ7PWM_ADCTCTL1_ZPTRGEN5_Pos (11) Ò7PWM_ADCTCTL1_ZPTRGEN5_Msk (0x1ul << PWM_ADCTCTL1_ZPTRGEN5_Pos) Ô7PWM_ADCTCTL1_CUTRGEN6_Pos (16) Õ7PWM_ADCTCTL1_CUTRGEN6_Msk (0x1ul << PWM_ADCTCTL1_CUTRGEN2_Pos) ×7PWM_ADCTCTL1_CPTRGEN6_Pos (17) Ø7PWM_ADCTCTL1_CPTRGEN6_Msk (0x1ul << PWM_ADCTCTL1_CPTRGEN2_Pos) Ú7PWM_ADCTCTL1_CDTRGEN6_Pos (18) Û7PWM_ADCTCTL1_CDTRGEN6_Msk (0x1ul << PWM_ADCTCTL1_CDTRGEN2_Pos) Ý7PWM_ADCTCTL1_ZPTRGEN6_Pos (19) Þ7PWM_ADCTCTL1_ZPTRGEN6_Msk (0x1ul << PWM_ADCTCTL1_ZPTRGEN2_Pos) à7PWM_ADCTCTL1_CUTRGEN7_Pos (24) á7PWM_ADCTCTL1_CUTRGEN7_Msk (0x1ul << PWM_ADCTCTL1_CUTRGEN7_Pos) ã7PWM_ADCTCTL1_CPTRGEN7_Pos (25) ä7PWM_ADCTCTL1_CPTRGEN7_Msk (0x1ul << PWM_ADCTCTL1_CPTRGEN7_Pos) æ7PWM_ADCTCTL1_CDTRGEN7_Pos (26) ç7PWM_ADCTCTL1_CDTRGEN7_Msk (0x1ul << PWM_ADCTCTL1_CDTRGEN7_Pos) é7PWM_ADCTCTL1_ZPTRGEN7_Pos (27) ê7PWM_ADCTCTL1_ZPTRGEN7_Msk (0x1ul << PWM_ADCTCTL1_ZPTRGEN7_Pos) ì7PWM_ADCTSTS0_CUTRGF0_Pos (0) í7PWM_ADCTSTS0_CUTRGF0_Msk (0x1ul << PWM_ADCTSTS0_CUTRGF0_Pos) ï7PWM_ADCTSTS0_CPTRGF0_Pos (1) ð7PWM_ADCTSTS0_CPTRGF0_Msk (0x1ul << PWM_ADCTSTS0_CPTRGF0_Pos) ò7PWM_ADCTSTS0_CDTRGF0_Pos (2) ó7PWM_ADCTSTS0_CDTRGF0_Msk (0x1ul << PWM_ADCTSTS0_CDTRGF0_Pos) õ7PWM_ADCTSTS0_ZPTRGF0_Pos (3) ö7PWM_ADCTSTS0_ZPTRGF0_Msk (0x1ul << PWM_ADCTSTS0_ZPTRGF0_Pos) ø7PWM_ADCTSTS0_CUTRGF1_Pos (8) ù7PWM_ADCTSTS0_CUTRGF1_Msk (0x1ul << PWM_ADCTSTS0_CUTRGF1_Pos) û7PWM_ADCTSTS0_CPTRGF1_Pos (9) ü7PWM_ADCTSTS0_CPTRGF1_Msk (0x1ul << PWM_ADCTSTS0_CPTRGF1_Pos) þ7PWM_ADCTSTS0_CDTRGF1_Pos (10) ÿ7PWM_ADCTSTS0_CDTRGF1_Msk (0x1ul << PWM_ADCTSTS0_CDTRGF1_Pos) 8PWM_ADCTSTS0_ZPTRGF1_Pos (11) 8PWM_ADCTSTS0_ZPTRGF1_Msk (0x1ul << PWM_ADCTSTS0_ZPTRGF1_Pos) 8PWM_ADCTSTS0_CUTRGF2_Pos (16)
8PWM_ADCTSTS0_CUTRGF2_Msk (0x1ul << PWM_ADCTSTS0_CUTRGF2_Pos) 8PWM_ADCTSTS0_CPTRGF2_Pos (17) 8PWM_ADCTSTS0_CPTRGF2_Msk (0x1ul << PWM_ADCTSTS0_CPTRGF2_Pos) 8PWM_ADCTSTS0_CDTRGF2_Pos (18) 8PWM_ADCTSTS0_CDTRGF2_Msk (0x1ul << PWM_ADCTSTS0_CDTRGF2_Pos) 8PWM_ADCTSTS0_ZPTRGF2_Pos (19) 8PWM_ADCTSTS0_ZPTRGF2_Msk (0x1ul << PWM_ADCTSTS0_ZPTRGF2_Pos) 8PWM_ADCTSTS0_CUTRGF3_Pos (24) 8PWM_ADCTSTS0_CUTRGF3_Msk (0x1ul << PWM_ADCTSTS0_CUTRGF3_Pos) 8PWM_ADCTSTS0_CPTRGF3_Pos (25) 8PWM_ADCTSTS0_CPTRGF3_Msk (0x1ul << PWM_ADCTSTS0_CPTRGF3_Pos) 8PWM_ADCTSTS0_CDTRGF3_Pos (26) 8PWM_ADCTSTS0_CDTRGF3_Msk (0x1ul << PWM_ADCTSTS0_CDTRGF3_Pos) 8PWM_ADCTSTS0_ZPTRGF3_Pos (27) 8PWM_ADCTSTS0_ZPTRGF3_Msk (0x1ul << PWM_ADCTSTS0_ZPTRGF3_Pos) 8PWM_ADCTSTS1_CUTRGF4_Pos (0) 8PWM_ADCTSTS1_CUTRGF4_Msk (0x1ul << PWM_ADCTSTS1_CUTRGF4_Pos) 8PWM_ADCTSTS1_CPTRGF4_Pos (1) 8PWM_ADCTSTS1_CPTRGF4_Msk (0x1ul << PWM_ADCTSTS1_CPTRGF4_Pos) ¢8PWM_ADCTSTS1_CDTRGF4_Pos (2) £8PWM_ADCTSTS1_CDTRGF4_Msk (0x1ul << PWM_ADCTSTS1_CDTRGF4_Pos) ¥8PWM_ADCTSTS1_ZPTRGF4_Pos (3) ¦8PWM_ADCTSTS1_ZPTRGF4_Msk (0x1ul << PWM_ADCTSTS1_ZPTRGF4_Pos) ¨8PWM_ADCTSTS1_CUTRGF5_Pos (8) ©8PWM_ADCTSTS1_CUTRGF5_Msk (0x1ul << PWM_ADCTSTS1_CUTRGF5_Pos) «8PWM_ADCTSTS1_CPTRGF5_Pos (9) ¬8PWM_ADCTSTS1_CPTRGF5_Msk (0x1ul << PWM_ADCTSTS1_CPTRGF5_Pos) ®8PWM_ADCTSTS1_CDTRGF5_Pos (10) ¯8PWM_ADCTSTS1_CDTRGF5_Msk (0x1ul << PWM_ADCTSTS1_CDTRGF5_Pos) ±8PWM_ADCTSTS1_ZPTRGF5_Pos (11) ²8PWM_ADCTSTS1_ZPTRGF5_Msk (0x1ul << PWM_ADCTSTS1_ZPTRGF5_Pos) µ8PWM_ADCTSTS1_CUTRGF6_Pos (16) ¶8PWM_ADCTSTS1_CUTRGF6_Msk (0x1ul << PWM_ADCTSTS7_CUTRGF6_Pos) ¸8PWM_ADCTSTS1_CPTRGF6_Pos (17) ¹8PWM_ADCTSTS1_CPTRGF6_Msk (0x1ul << PWM_ADCTSTS7_CPTRGF6_Pos) »8PWM_ADCTSTS1_CDTRGF6_Pos (18) ¼8PWM_ADCTSTS1_CDTRGF6_Msk (0x1ul << PWM_ADCTSTS7_CDTRGF6_Pos) ¾8PWM_ADCTSTS1_ZPTRGF6_Pos (19) ¿8PWM_ADCTSTS1_ZPTRGF6_Msk (0x1ul << PWM_ADCTSTS7_ZPTRGF6_Pos) Á8PWM_ADCTSTS1_CUTRGF7_Pos (24) Â8PWM_ADCTSTS1_CUTRGF7_Msk (0x1ul << PWM_ADCTSTS7_CUTRGF7_Pos) Ä8PWM_ADCTSTS1_CPTRGF7_Pos (25) Å8PWM_ADCTSTS1_CPTRGF7_Msk (0x1ul << PWM_ADCTSTS7_CPTRGF7_Pos) Ç8PWM_ADCTSTS1_CDTRGF7_Pos (26) È8PWM_ADCTSTS1_CDTRGF7_Msk (0x1ul << PWM_ADCTSTS7_CDTRGF7_Pos) Ê8PWM_ADCTSTS1_ZPTRGF7_Pos (27) Ë8PWM_ADCTSTS1_ZPTRGF7_Msk (0x1ul << PWM_ADCTSTS7_ZPTRGF7_Pos) Í8PWM_PCACTL_PCAEN_Pos (0) Î8PWM_PCACTL_PCAEN_Msk (0x1ul << PWM_PCACTL_PCAEN_Pos) ÷8FLCTL_CTL_BYTES_NUM_R_Pos (8) ø8FLCTL_CTL_BYTES_NUM_R_Msk (0xFFFFFFul << FLCTL_CTL_BYTES_NUM_R_Pos) ù8FLCTL_CTL_BYTES_NUM_W_Pos (0) ú8FLCTL_CTL_BYTES_NUM_W_Msk (0x7ul << FLCTL_CTL_BYTES_NUM_W_Pos) ý8FLCTL_TRIG_TRG_Pos (0) þ8FLCTL_TRIG_TRG_Msk (0x1ul << FLCTL_TRIG_TRG_Pos) 9FLCTL_CONFIG_FLASH_CAP_Pos (3) 9FLCTL_CONFIG_FLASH_CAP_Msk (0x7ul << FLCTL_CONFIG_FLASH_CAP_Pos) 9FLCTL_CONFIG_TX_ADDR_TRANS_Pos (2) 9FLCTL_CONFIG_TX_ADDR_TRANS_Msk (0x1ul << FLCTL_CONFIG_TX_ADDR_TRANS_Pos)
9FLCTL_CONFIG_INFO_EN_Pos (1) 9FLCTL_CONFIG_INFO_EN_Msk (0x1ul << FLCTL_CONFIG_INFO_EN_Pos) 9FLCTL_CONFIG_PP_ACTIVE_Pos (0) 9FLCTL_CONFIG_PP_ACTIVE_Msk (0x1ul << FLCTL_CONFIG_PP_ACTIVE_Pos) 9FLCTL_W_DATA_Pos (0) 9FLCTL_W_DATA_Msk (0xFFul << FLCTL_W_DATA_Pos) 9FLCTL_X_MODE_TIMEOUT_CNT_Pos (26) 9FLCTL_X_MODE_TIMEOUT_CNT_Msk (0x3Ful << FLCTL_X_MODE_TIMEOUT_CNT_Pos) 9FLCTL_X_MODE_RESUME_EN_Pos (25) 9FLCTL_X_MODE_RESUME_EN_Msk (0x1ul << FLCTL_X_MODE_RESUME_EN_Pos) 9FLCTL_X_MODE_SUS_SUCCESS_Pos (24) 9FLCTL_X_MODE_SUS_SUCCESS_Msk (0x1ul << FLCTL_X_MODE_SUS_SUCCESS_Pos) 9FLCTL_X_MODE_CLK_DLY_Pos (21) 9FLCTL_X_MODE_CLK_DLY_Msk (0x7ul << FLCTL_X_MODE_CLK_DLY_Pos) 9FLCTL_X_MODE_RX_NEG_Pos (20) 9FLCTL_X_MODE_RX_NEG_Msk (0x1ul << FLCTL_X_MODE_RX_NEG_Pos) 9FLCTL_X_MODE_CRC32_EN_Pos (19) 9FLCTL_X_MODE_CRC32_EN_Msk (0x1ul << FLCTL_X_MODE_CRC32_EN_Pos) 9FLCTL_X_MODE_ENHANCE_MODE_Pos (18) 9FLCTL_X_MODE_ENHANCE_MODE_Msk (0x1ul << FLCTL_X_MODE_ENHANCE_MODE_Pos) 9FLCTL_X_MODE_LONG_TIME_OP_Pos (17) 9FLCTL_X_MODE_LONG_TIME_OP_Msk (0x1ul << FLCTL_X_MODE_LONG_TIME_OP_Pos) 9FLCTL_X_MODE_EN_BURST_WRAP_Pos (16) ¡9FLCTL_X_MODE_EN_BURST_WRAP_Msk (0x1ul << FLCTL_X_MODE_EN_BURST_WRAP_Pos) ¢9FLCTL_X_MODE_CS_IDLE_CYCLE_Pos (8) £9FLCTL_X_MODE_CS_IDLE_CYCLE_Msk (0xFFul << FLCTL_X_MODE_CS_IDLE_CYCLE_Pos) ¤9FLCTL_X_MODE_X_MODE_Pos (0) ¥9FLCTL_X_MODE_X_MODE_Msk (0x3ul << FLCTL_X_MODE_X_MODE_Pos) ¨9FLCTL_X2_CMD_Pos (0) ©9FLCTL_X2_CMD_Msk (0xFFul << FLCTL_X2_CMD_Pos) ¬9FLCTL_X4_CMD_Pos (0) 9FLCTL_X4_CMD_Msk (0xFFul << FLCTL_X4_CMD_Pos) °9FLCTL_DP_CMD_Pos (0) ±9FLCTL_DP_CMD_Msk (0xFFul << FLCTL_DP_CMD_Pos) ´9FLCTL_RDP_CMD_Pos (0) µ9FLCTL_RDP_CMD_Msk (0xFFul << FLCTL_RDP_CMD_Pos) ¸9FLCTL_REMAP_ADDR_Pos (0) ¹9FLCTL_REMAP_ADDR_Msk (0xFFul << FLCTL_REMAP_ADDR_Pos) ¼9FLCTL_DP_CTL_RDP_WT_CNT_Pos (16) ½9FLCTL_DP_CTL_RDP_WT_CNT_Msk (0xFFFFul << FLCTL_DP_CTL_RDP_WT_CNT_Pos) ¾9FLCTL_DP_CTL_DP_WT_CNT_Pos (4) ¿9FLCTL_DP_CTL_DP_WT_CNT_Msk (0xFFFul << FLCTL_DP_CTL_DP_WT_CNT_Pos) À9FLCTL_DP_CTL_DP_EN_Pos (0) Á9FLCTL_DP_CTL_DP_EN_Msk (0x1ul << FLCTL_DP_CTL_DP_EN_Pos) Ä9FLCTL_PROGRAM_SUS_CMD_Pos (24) Å9FLCTL_PROGRAM_SUS_CMD_Msk (0xFFul << FLCTL_PROGRAM_SUS_CMD_Pos) Æ9FLCTL_PROGRAM_RESUME_CMD_Pos (16) Ç9FLCTL_PROGRAM_RESUME_CMD_Msk (0xFFul << FLCTL_PROGRAM_RESUME_CMD_Pos) È9FLCTL_ERASE_SUS_CMD_Pos (8) É9FLCTL_ERASE_SUS_CMD_Msk (0xFFul << FLCTL_ERASE_SUS_CMD_Pos) Ê9FLCTL_ERASE_RESUME_CMD_Pos (0) Ë9FLCTL_ERASE_RESUME_CMD_Msk (0xFFul << FLCTL_ERASE_RESUME_CMD_Pos) ò9SPI_CR0_SCR_Pos (8) ó9SPI_CR0_SCR_Msk (0xFFul << SPI_CR0_SCR_Pos) õ9SPI_CR0_SPH_Pos (7) ö9SPI_CR0_SPH_Msk (0x1ul << SPI_CR0_SPH_Pos) ø9SPI_CR0_SPO_Pos (6) ù9SPI_CR0_SPO_Msk (0x1ul << SPI_CR0_SPO_Pos) û9SPI_CR0_FRF_Pos (4) ü9SPI_CR0_FRF_Msk (0x3ul << SPI_CR0_FRF_Pos) þ9SPI_CR0_DSS_Pos (0) ÿ9SPI_CR0_DSS_Msk (0xFul << SPI_CR0_DSS_Pos) :SPI_CR1_SPI_MODE_SEL_Pos (10) :SPI_CR1_SPI_MODE_SEL_Msk (0x1ul << SPI_CR1_SPI_MODE_SEL_Pos) :SPI_CR1_CMD_DAT_EN_Pos (9) :SPI_CR1_CMD_DAT_EN_Msk (0x1ul << SPI_CR1_CMD_DAT_EN_Pos)
:SPI_CR1_CMD_DAT_CTRL_Pos (8) :SPI_CR1_CMD_DAT_CTRL_Msk (0x1ul << SPI_CR1_CMD_DAT_CTRL_Pos) :SPI_CR1_WR_CTRL_Pos (7) :SPI_CR1_WR_CTRL_Msk (0x1ul << SPI_CR1_WR_CTRL_Pos) :SPI_CR1_RX_LSB_EN_Pos (5) :SPI_CR1_RX_LSB_EN_Msk (0x1ul << SPI_CR1_RX_LSB_EN_Pos) :SPI_CR1_TX_LSB_EN_Pos (4) :SPI_CR1_TX_LSB_EN_Msk (0x1ul << SPI_CR1_TX_LSB_EN_Pos) :SPI_CR1_SOD_Pos (3) :SPI_CR1_SOD_Msk (0x1ul << SPI_CR1_SOD_Pos) :SPI_CR1_MS_Pos (2) :SPI_CR1_MS_Msk (0x1ul << SPI_CR1_MS_Pos) :SPI_CR1_SSE_Pos (1) :SPI_CR1_SSE_Msk (0x1ul << SPI_CR1_SSE_Pos) :SPI_CR1_LBM_Pos (0) :SPI_CR1_LBM_Msk (0x1ul << SPI_CR1_LBM_Pos) :SPI_DR_Pos (0) :SPI_DR_Msk (0xFFul << SPI_DR_Pos) :SPI_SR_BUSY_Pos (4) ¡:SPI_SR_BUSY_Msk (0x1ul << SPI_SR_BUSY_Pos) £:SPI_SR_RFF_Pos (3) ¤:SPI_SR_RFF_Msk (0x1ul << SPI_SR_RFF_Pos) ¦:SPI_SR_RFNE_Pos (2) §:SPI_SR_RFNE_Msk (0x1ul << SPI_SR_RFNE_Pos) ©:SPI_SR_TFNF_Pos (1) ª:SPI_SR_TFNF_Msk (0x1ul << SPI_SR_TFNF_Pos) ¬:SPI_SR_TFE_Pos (0) :SPI_SR_TFE_Msk (0x1ul << SPI_SR_TFE_Pos) °:SPI_CPSR_DIV_Pos (0) ±:SPI_CPSR_DIV_Msk (0xFul << SPI_CPSR_DIV_Pos) ´:SPI_IMSC_TXIM_Pos (3) µ:SPI_IMSC_TXIM_Msk (0x1ul << SPI_IMSC_TXIM_Pos) ·:SPI_IMSC_RXIM_Pos (2) ¸:SPI_IMSC_RXIM_Msk (0x1ul << SPI_IMSC_RXIM_Pos) º:SPI_IMSC_RTIM_Pos (1) »:SPI_IMSC_RTIM_Msk (0x1ul << SPI_IMSC_RTIM_Pos) ¾:SPI_RIS_TXIS_Pos (3) ¿:SPI_RIS_TXIS_Msk (0x1ul << SPI_RIS_TXIS_Pos) Á:SPI_RIS_RXIS_Pos (2) Â:SPI_RIS_RXIS_Msk (0x1ul << SPI_RIS_RXIS_Pos) Ä:SPI_RIS_RTIS_Pos (1) Å:SPI_RIS_RTIS_Msk (0x1ul << SPI_RIS_RTIS_Pos) Ç:SPI_RIS_RORIS_Pos (0) È:SPI_RIS_RORIS_Msk (0x1ul << SPI_RIS_RORIS_Pos) Ê:SPI_MIS_TXMIS_Pos (3) Ë:SPI_MIS_TXMIS_Msk (0x1ul << SPI_MIS_TXMIS_Pos) Í:SPI_MIS_RXMIS_Pos (2) Î:SPI_MIS_RXMIS_Msk (0x1ul << SPI_MIS_RXMIS_Pos) Ð:SPI_MIS_RTMIS_Pos (1) Ñ:SPI_MIS_RTMIS_Msk (0x1ul << SPI_MIS_RTMIS_Pos) Ó:SPI_MIS_RORMIS_Pos (0) Ô:SPI_MIS_RORMIS_Msk (0x1ul << SPI_MIS_RORMIS_Pos) ×:SPI_ICR_RTICR_Pos (1) Ø:SPI_ICR_RTICR_Msk (0x1ul << SPI_ICR_RTICR_Pos) Ú:SPI_ICR_RORICR_Pos (0) Û:SPI_ICR_RORICR_Msk (0x1ul << SPI_ICR_RORICR_Pos) Þ:SPI_DMACR_TDMAE_Pos (1) ß:SPI_DMACR_TDMAE_Msk (0x1ul << SPI_DMACR_TDMAE_Pos) á:SPI_DMACR_RDMAE_Pos (0) â:SPI_DMACR_RDMAE_Msk (0x1ul << SPI_DMACR_RDMAE_Pos) >UART_RBR_MSB9_Pos (8) >UART_RBR_MSB9_Msk (0x1ul << UART_RBR_MSB9_Pos) >UART_RBR_DAT_Pos (0) >UART_RBR_DAT_Msk (0xfful << UART_RBR_DAT_Pos) >UART_THR_MSB9_Pos (8) >UART_THR_MSB9_Msk (0x1ul << UART_THR_MSB9_Pos) >UART_THR_DAT_Pos (0) >UART_THR_DAT_Msk (0xfful << UART_THR_DAT_Pos) >UART_DLH_Pos (0) ¡>UART_DLH_Msk (0xfful << UART_DLH_Pos) £>UART_DLL_Pos (0) ¤>UART_DLL_Msk (0xfful << UART_DLL_Pos) ¦>UART_IER_EPTI_Pos (7) §>UART_IER_EPTI_Msk (0x1ul << UART_IER_EPTI_Pos) ©>UART_IER_EMSI_Pos (3) ª>UART_IER_EMSI_Msk (0x1ul << UART_IER_EMSI_Pos) «>UART_IER_ERLSI_Pos (2) ¬>UART_IER_ERLSI_Msk (0x1ul << UART_IER_ERLSI_Pos) >UART_IER_ETHREI_Pos (1) ®>UART_IER_ETHREI_Msk (0x1ul << UART_IER_ETHREI_Pos) ¯>UART_IER_ERDAI_Pos (0) °>UART_IER_ERDAI_Msk (0x1ul << UART_IER_ERDAI_Pos) ²>UART_IER_ALL_IRQ_Pos (0) ³>UART_IER_ALL_IRQ_Msk (0xful << UART_IER_ALL_IRQ_Pos) µ>UART_IIR_FIFOSE_Pos (6) ¶>UART_IIR_FIFOSE_Msk (0x3ul << UART_IIR_FIFOSE_Pos) ¸>UART_IIR_IID_Pos (0) ¹>UART_IIR_IID_Msk (0xful << UART_IIR_IID_Pos) ¼>UART_FCR_RT_Pos (6) ½>UART_FCR_RT_Msk (0x3ul << UART_FCR_RT_Pos) ¾>UART_FCR_TET_Pos (4) ¿>UART_FCR_TET_Msk (0x3ul << UART_FCR_TET_Pos) À>UART_FCR_DMAM_Pos (3) Á>UART_FCR_DMAM_Msk (0x1ul << UART_FCR_DMAM_Pos) Â>UART_FCR_XFIFOR_Pos (2) Ã>UART_FCR_XFIFOR_Msk (0x1ul << UART_FCR_XFIFOR_Pos) Ä>UART_FCR_RFIFOR_Pos (1) Å>UART_FCR_RFIFOR_Msk (0x1ul << UART_FCR_RFIFOR_Pos) Æ>UART_FCR_FIFOE_Pos (0) Ç>UART_FCR_FIFOE_Msk (0x1ul << UART_FCR_FIFOE_Pos) Ê>UART_LCR_DLAB_Pos (7) Ë>UART_LCR_DLAB_Msk (0x1ul << UART_LCR_DLAB_Pos) Ì>UART_LCR_BC_Pos (6) Í>UART_LCR_BC_Msk (0x1ul << UART_LCR_BC_Pos) Î>UART_LCR_SP_Pos (5) Ï>UART_LCR_SP_Msk (0x1ul << UART_LCR_SP_Pos) Ð>UART_LCR_EPS_Pos (4) Ñ>UART_LCR_EPS_Msk (0x1ul << UART_LCR_EPS_Pos) Ò>UART_LCR_PEN_Pos (3) Ó>UART_LCR_PEN_Msk (0x1ul << UART_LCR_PEN_Pos) Ô>UART_LCR_STOP_Pos (2) Õ>UART_LCR_STOP_Msk (0x1ul << UART_LCR_STOP_Pos) Ö>UART_LCR_DLS_Pos (0) ×>UART_LCR_DLS_Msk (0x3ul << UART_LCR_DLS_Pos) Ú>UART_MCR_SIRE_Pos (6) Û>UART_MCR_SIRE_Msk (0x1ul << UART_MCR_SIRE_Pos) Ü>UART_MCR_AFCE_Pos (5) Ý>UART_MCR_AFCE_Msk (0x1ul << UART_MCR_AFCE_Pos) Þ>UART_MCR_LB_Pos (4) ß>UART_MCR_LB_Msk (0x1ul << UART_MCR_LB_Pos) à>UART_MCR_OUT2_Pos (3) á>UART_MCR_OUT2_Msk (0x1ul << UART_MCR_OUT2_Pos) â>UART_MCR_OUT1_Pos (2) ã>UART_MCR_OUT1_Msk (0x1ul << UART_MCR_OUT1_Pos) ä>UART_MCR_RTS_Pos (1) å>UART_MCR_RTS_Msk (0x1ul << UART_MCR_RTS_Pos) æ>UART_MCR_DTR_Pos (0) ç>UART_MCR_DTR_Msk (0x1ul << UART_MCR_DTR_Pos) ê>UART_LSR_ADDR_RCVD_Pos (8) ë>UART_LSR_ADDR_RCVD_Msk (0x1ul << UART_LSR_ADDR_RCVD_Pos) ì>UART_LSR_RFE_Pos (7) í>UART_LSR_RFE_Msk (0x1ul << UART_LSR_RFE_Pos) î>UART_LSR_TEMT_Pos (6) ï>UART_LSR_TEMT_Msk (0x1ul << UART_LSR_TEMT_Pos) ð>UART_LSR_THRE_Pos (5) ñ>UART_LSR_THRE_Msk (0x1ul << UART_LSR_THRE_Pos) ò>UART_LSR_BI_Pos (4) ó>UART_LSR_BI_Msk (0x1ul << UART_LSR_BI_Pos) ô>UART_LSR_FE_Pos (3) õ>UART_LSR_FE_Msk (0x1ul << UART_LSR_FE_Pos) ö>UART_LSR_PE_Pos (2) ÷>UART_LSR_PE_Msk (0x1ul << UART_LSR_PE_Pos) ø>UART_LSR_OE_Pos (1) ù>UART_LSR_OE_Msk (0x1ul << UART_LSR_OE_Pos) ú>UART_LSR_DR_Pos (0) û>UART_LSR_DR_Msk (0x1ul << UART_LSR_DR_Pos) ý>UART_LSR_LINE_STATUS_Pos (0) þ>UART_LSR_LINE_STATUS_Msk (0x1FFul << UART_LSR_LINE_STATUS_Pos) ?UART_MSR_DCD_Pos (7) ?UART_MSR_DCD_Msk (0x1ul << UART_MSR_DCD_Pos) ?UART_MSR_RI_Pos (6) ?UART_MSR_RI_Msk (0x1ul << UART_MSR_RI_Pos)
?UART_MSR_DSR_Pos (5) ?UART_MSR_DSR_Msk (0x1ul << UART_MSR_DSR_Pos) ?UART_MSR_CTS_Pos (4) ?UART_MSR_CTS_Msk (0x1ul << UART_MSR_CTS_Pos) ?UART_MSR_DDCD_Pos (3) ?UART_MSR_DDCD_Msk (0x1ul << UART_MSR_DDCD_Pos) ?UART_MSR_TERI_Pos (2) ?UART_MSR_TERI_Msk (0x1ul << UART_MSR_TERI_Pos) ?UART_MSR_DDSR_Pos (1) ?UART_MSR_DDSR_Msk (0x1ul << UART_MSR_DDSR_Pos) ?UART_MSR_DCTS_Pos (0) ?UART_MSR_DCTS_Msk (0x1ul << UART_MSR_DCTS_Pos) ?UART_MSR_MODEM_STATUS_Pos (0) ?UART_MSR_MODEM_STATUS_Msk (0xFFul << UART_MSR_MODEM_STATUS_Pos) ?UART_SCR_Pos (0) ?UART_SCR_Msk (0xFFFFFFFFul << UART_SCR_Pos) ?UART_LPDLL_Pos (0) ?UART_LPDLL_Msk (0xFFul << UART_LPDLL_Pos) ?UART_LPDLH_Pos (0) ?UART_LPDLH_Msk (0xFFul << UART_LPDLH_Pos) ¢?UART_USR_RFF_Pos (4) £?UART_USR_RFF_Msk (0x1ul << UART_USR_RFF_Pos) ¤?UART_USR_RFNE_Pos (3) ¥?UART_USR_RFNE_Msk (0x1ul << UART_USR_RFNE_Pos) ¦?UART_USR_TFE_Pos (2) §?UART_USR_TFE_Msk (0x1ul << UART_USR_TFE_Pos) ¨?UART_USR_TFNF_Pos (1) ©?UART_USR_TFNF_Msk (0x1ul << UART_USR_TFNF_Pos) ¬?UART_TFL_Pos (0) ?UART_TFL_Msk (0x1Ful << UART_TFL_Pos) °?UART_RFL_Pos (0) ±?UART_RFL_Msk (0x1Ful << UART_RFL_Pos) ´?UART_DMASA_Pos (0) µ?UART_DMASA_Msk (0x1ul << UART_DMASA_Pos) ¸?UART_DLF_Pos (0) ¹?UART_DLF_Msk (0xFul << UART_DLF_Pos) ¼?UART_RAR_Pos (0) ½?UART_RAR_Msk (0xFFul << UART_RAR_Pos) À?UART_TAR_Pos (0) Á?UART_TAR_Msk (0xFFul << UART_TAR_Pos) Æ?UART_LCR_EXT_TRANSMIT_MODE_Pos (3) Ç?UART_LCR_EXT_TRANSMIT_MODE_Msk (0x1ul << UART_LCR_EXT_TRANSMIT_MODE_Pos) È?UART_LCR_EXT_SEND_ADDR_Pos (2) É?UART_LCR_EXT_SEND_ADDR_Msk (0x1ul << UART_LCR_EXT_SEND_ADDR_Pos) Ê?UART_LCR_EXT_ADDR_MATCH_Pos (1) Ë?UART_LCR_EXT_ADDR_MATCH_Msk (0x1ul << UART_LCR_EXT_ADDR_MATCH_Pos) Ì?UART_LCR_EXT_DLS_E_Pos (0) Í?UART_LCR_EXT_DLS_E_Msk (0x1ul << UART_LCR_EXT_DLS_E_Pos) Ø?UART_DR_OE ((uint32_t)0x00000800) Ù?UART_DR_BE ((uint32_t)0x00000400) Ú?UART_DR_PE ((uint32_t)0x00000200) Û?UART_DR_FE ((uint32_t)0x00000100) Ü?UART_DR_DATA ((uint32_t)0x000000FF) à?UART_RSCR_OE ((uint32_t)0x00000008) á?UART_RSCR_BE ((uint32_t)0x00000004) â?UART_RSCR_PE ((uint32_t)0x00000002) ã?UART_RSCR_FE ((uint32_t)0x00000001) å?UART_RSCR_CLR_ERR ((uint32_t)0x000000ff) ê?UART_STATUS_RI ((uint32_t)0x00000100) ë?UART_STATUS_TXFE ((uint32_t)0x00000080) ì?UART_STATUS_RXFF ((uint32_t)0x00000040) í?UART_STATUS_TXFF ((uint32_t)0x00000020) î?UART_STATUS_RXFE ((uint32_t)0x00000010) ï?UART_STATUS_BUSY ((uint32_t)0x00000008) ð?UART_STATUS_DCD ((uint32_t)0x00000004) ñ?UART_STATUS_DSR ((uint32_t)0x00000002) ò?UART_STATUS_CTS ((uint32_t)0x00000001) õ?UART_IRDA_LP_DIV ((uint32_t)0x000000FF) ø?UART_BRD_IBRD ((uint32_t)0x0000FFFF) û?UART_BRD_FBRD ((uint32_t)0x0000003F) þ?UART_LC_CLEAR_MSK ((uint32_t)0x000000FF) @UART_LC_SPS ((uint32_t)0x00000080) @UART_LC_WLEN ((uint32_t)0x00000060) @UART_LC_FEN ((uint32_t)0x00000010) @UART_LC_STP2 ((uint32_t)0x00000008) @UART_LC_EPS ((uint32_t)0x00000004)
@UART_LC_PEN ((uint32_t)0x00000002) @UART_LC_BRK ((uint32_t)0x00000001) @UART_CR_CLEAR_MSK ((uint32_t)0x0000FF87) @UART_CR_CTSEN ((uint32_t)0x00008000) @UART_CR_RTSEN ((uint32_t)0x00004000) @UART_CR_OUT2 ((uint32_t)0x00002000) @UART_CR_OUT1 ((uint32_t)0x00001000) @UART_CR_RTS ((uint32_t)0x00000800) @UART_CR_DTR ((uint32_t)0x00000400) @UART_CR_RXE ((uint32_t)0x00000200) @UART_CR_TXE ((uint32_t)0x00000100) @UART_CR_LBE ((uint32_t)0x00000080) @UART_CR_SIRLP ((uint32_t)0x00000004) @UART_CR_SIREN ((uint32_t)0x00000002) @UART_CR_UARTEN ((uint32_t)0x00000001) @UART_INT_FIFO_RXIFLSEL ((uint32_t)0x00000038) @UART_INT_FIFO_TXIFLSEL ((uint32_t)0x00000007) @UART_INT_MSK_OEIM ((uint32_t)0x00000400) @UART_INT_MSK_BEIM ((uint32_t)0x00000200) @UART_INT_MSK_PEIM ((uint32_t)0x00000100) @UART_INT_MSK_FEIM ((uint32_t)0x00000080) ¡@UART_INT_MSK_RTIM ((uint32_t)0x00000040) ¢@UART_INT_MSK_TXIM ((uint32_t)0x00000020) £@UART_INT_MSK_RXIM ((uint32_t)0x00000010) ¤@UART_INT_MSK_DSRMIM ((uint32_t)0x00000008) ¥@UART_INT_MSK_DCDMIM ((uint32_t)0x00000004) ¦@UART_INT_MSK_CTSMIM ((uint32_t)0x00000002) §@UART_INT_MSK_RIMIM ((uint32_t)0x00000001) ª@UART_RAW_INT_MSK_OEIM ((uint32_t)0x00000400) «@UART_RAW_INT_MSK_BEIM ((uint32_t)0x00000200) ¬@UART_RAW_INT_MSK_PEIM ((uint32_t)0x00000100) @UART_RAW_INT_MSK_FEIM ((uint32_t)0x00000080) ®@UART_RAW_INT_MSK_RTIM ((uint32_t)0x00000040) ¯@UART_RAW_INT_MSK_TXIM ((uint32_t)0x00000020) °@UART_RAW_INT_MSK_RXIM ((uint32_t)0x00000010) ±@UART_RAW_INT_MSK_DSRMIM ((uint32_t)0x00000008) ²@UART_RAW_INT_MSK_DCDMIM ((uint32_t)0x00000004) ³@UART_RAW_INT_MSK_CTSMIM ((uint32_t)0x00000002) ´@UART_RAW_INT_MSK_RIMIM ((uint32_t)0x00000001) ·@UART_MASKED_INT_STAT_OEIM ((uint32_t)0x00000400) ¸@UART_MASKED_INT_STAT_BEIM ((uint32_t)0x00000200) ¹@UART_MASKED_INT_STAT_PEIM ((uint32_t)0x00000100) º@UART_MASKED_INT_STAT_FEIM ((uint32_t)0x00000080) »@UART_MASKED_INT_STAT_RTIM ((uint32_t)0x00000040) ¼@UART_MASKED_INT_STAT_TXIM ((uint32_t)0x00000020) ½@UART_MASKED_INT_STAT_RXIM ((uint32_t)0x00000010) ¾@UART_MASKED_INT_STAT_DSRMIM ((uint32_t)0x00000008) ¿@UART_MASKED_INT_STAT_DCDMIM ((uint32_t)0x00000004) À@UART_MASKED_INT_STAT_CTSMIM ((uint32_t)0x00000002) Á@UART_MASKED_INT_STAT_RIMIM ((uint32_t)0x00000001) Ä@UART_CLR_INT_OEIM ((uint32_t)0x00000400) Å@UART_CLR_INT_BEIM ((uint32_t)0x00000200) Æ@UART_CLR_INT_PEIM ((uint32_t)0x00000100) Ç@UART_CLR_INT_FEIM ((uint32_t)0x00000080) È@UART_CLR_INT_RTIM ((uint32_t)0x00000040) É@UART_CLR_INT_TXIM ((uint32_t)0x00000020) Ê@UART_CLR_INT_RXIM ((uint32_t)0x00000010) Ë@UART_CLR_INT_DSRMIM ((uint32_t)0x00000008) Ì@UART_CLR_INT_DCDMIM ((uint32_t)0x00000004) Í@UART_CLR_INT_CTSMIM ((uint32_t)0x00000002) Î@UART_CLR_INT_RIMIM ((uint32_t)0x00000001) Ñ@UART_DMA_CR_DMAONERR ((uint32_t)0x00000004) Ò@UART_DMA_CR_TXDMAE ((uint32_t)0x00000002) Ó@UART_DMA_CR_RXDMAE ((uint32_t)0x00000001) ÎADMAC_DMACFGREG_L_DMA_EN_Pos (0) ÏADMAC_DMACFGREG_L_DMA_EN_Msk (0x1ul << DMAC_DMACFGREG_L_DMA_EN_Pos) ÑADMAC_CHENREG_L_CH_EN_Pos(ch) (ch) ÒADMAC_CHENREG_L_CH_EN_Msk(ch) (0x1ul << DMAC_CHENREG_L_CH_EN_Pos(ch)) ÔADMAC_CHENREG_L_CH_EN_ALL_Pos (0) ÕADMAC_CHENREG_L_CH_EN_ALL_Msk (0xfful << DMAC_CHENREG_L_CH_EN_ALL_Pos) ×ADMAC_CHENREG_L_CH_EN_WE_Pos(ch) ((ch)+8) ØADMAC_CHENREG_L_CH_EN_WE_Msk(ch) (0x1ul << DMAC_CHENREG_L_CH_EN_WE_Pos(ch)) ÚADMAC_CHENREG_L_CH_EN_WE_ALL_Pos (8) ÛADMAC_CHENREG_L_CH_EN_WE_ALL_Msk (0xfful << DMAC_CHENREG_L_CH_EN_WE_ALL_Pos) ÝADMAC_SAR_L_SAR_Pos (0) ÞADMAC_SAR_L_SAR_Msk (0xfffffffful << DMAC_SAR_L_SAR_Pos) àADMAC_DAR_L_DAR_Pos (0) áADMAC_DAR_L_DAR_Msk (0xfffffffful << DMAC_DAR_L_DAR_Pos) ãADMAC_CTL_L_INT_EN_Pos (0) äADMAC_CTL_L_INT_EN_Msk (0x1ul << DMAC_CTL_L_INT_EN_Pos) æADMAC_CTL_L_DST_TR_WIDTH_Pos (1) çADMAC_CTL_L_DST_TR_WIDTH_Msk (0x3ul << DMAC_CTL_L_DST_TR_WIDTH_Pos) éADMAC_CTL_L_SRC_TR_WIDTH_Pos (4) êADMAC_CTL_L_SRC_TR_WIDTH_Msk (0x3ul << DMAC_CTL_L_SRC_TR_WIDTH_Pos) ìADMAC_CTL_L_DINC_Pos (7) íADMAC_CTL_L_DINC_Msk (0x3ul << DMAC_CTL_L_DINC_Pos) ïADMAC_CTL_L_SINC_Pos (9) ðADMAC_CTL_L_SINC_Msk (0x3ul << DMAC_CTL_L_SINC_Pos) òADMAC_CTL_L_DEST_MSIZE_Pos (11) óADMAC_CTL_L_DEST_MSIZE_Msk (0x7ul << DMAC_CTL_L_DEST_MSIZE_Pos) õADMAC_CTL_L_SRC_MSIZE_Pos (14) öADMAC_CTL_L_SRC_MSIZE_Msk (0x7ul << DMAC_CTL_L_SRC_MSIZE_Pos) øADMAC_CTL_L_TT_FC_Pos (20) ùADMAC_CTL_L_TT_FC_Msk (0x7ul << DMAC_CTL_L_TT_FC_Pos) ûADMAC_CTL_H_BLOCK_TS_Pos (0) üADMAC_CTL_H_BLOCK_TS_Msk (0xffful << DMAC_CTL_H_BLOCK_TS_Pos) þADMAC_CTL_H_DONE_Pos (12) ÿADMAC_CTL_H_DONE_Msk (0x1ul << DMAC_CTL_H_DONE_Pos) BDMAC_CFG_L_CH_PRIOR_Pos (5) BDMAC_CFG_L_CH_PRIOR_Msk (0x7 << DMAC_CFG_L_CH_PRIOR_Pos) BDMAC_CFG_L_CH_SUSP_Pos (8)
BDMAC_CFG_L_CH_SUSP_Msk (0x1ul << DMAC_CFG_L_CH_SUSP_Pos) BDMAC_CFG_L_FIFO_EMPTY_Pos (9) BDMAC_CFG_L_FIFO_EMPTY_Msk (0x1ul << DMAC_CFG_L_FIFO_EMPTY_Pos) BDMAC_CFG_L_HS_SEL_DST_Pos (10) BDMAC_CFG_L_HS_SEL_DST_Msk (0x1ul << DMAC_CFG_L_HS_SEL_DST_Pos) BDMAC_CFG_L_HS_SEL_SRC_Pos (11) BDMAC_CFG_L_HS_SEL_SRC_Msk (0x1ul << DMAC_CFG_L_HS_SEL_SRC_Pos) BDMAC_CFG_L_DST_HS_POL_Pos (18) BDMAC_CFG_L_DST_HS_POL_Msk (0x1ul << DMAC_CFG_L_DST_HS_POL_Pos) BDMAC_CFG_L_SRC_HS_POL_Pos (19) BDMAC_CFG_L_SRC_HS_POL_Msk (0x1ul << DMAC_CFG_L_SRC_HS_POL_Pos) BDMAC_CFG_H_FCMODE_Pos (0) BDMAC_CFG_H_FCMODE_Msk (0x1ul << DMAC_CFG_H_FCMODE_Pos) BDMAC_CFG_H_FIFO_MODE_Pos (1) BDMAC_CFG_H_FIFO_MODE_Msk (0x1ul << DMAC_CFG_H_FIFO_MODE_Pos) BDMAC_CFG_H_PROTCTL_Pos (2) BDMAC_CFG_H_PROTCTL_Msk (0x7ul << DMAC_CFG_H_PROTCTL_Pos) ¢BDMAC_CFG_H_SRC_PER_Pos (7) £BDMAC_CFG_H_SRC_PER_Msk (0xful << DMAC_CFG_H_SRC_PER_Pos) ¥BDMAC_CFG_H_DEST_PER_Pos (11) ¦BDMAC_CFG_H_DEST_PER_Msk (0xful << DMAC_CFG_H_DEST_PER_Pos) ¨BDMAC_INT_RAW_STAT_CLR_Pos(ch) (ch) ©BDMAC_INT_RAW_STAT_CLR_Msk(ch) (0x1ul << DMAC_INT_RAW_STAT_CLR_Pos(ch)) «BDMAC_INT_RAW_STAT_CLR_ALL_Pos (0) ¬BDMAC_INT_RAW_STAT_CLR_ALL_Msk (0xfful << DMAC_INT_RAW_STAT_CLR_ALL_Pos) ®BDMAC_INT_MASK_L_Pos(ch) (ch) ¯BDMAC_INT_MASK_L_Msk(ch) (0x1ul << DMAC_INT_MASK_L_Pos(ch)) ±BDMAC_INT_MASK_L_ALL_Pos (0) ²BDMAC_INT_MASK_L_ALL_Msk (0xfful << DMAC_INT_MASK_L_ALL_Pos) ´BDMAC_INT_MASK_L_WE_Pos(ch) ((ch)+8) µBDMAC_INT_MASK_L_WE_Msk(ch) (0x1ul << DMAC_INT_MASK_L_WE_Pos(ch)) ·BDMAC_INT_MASK_L_WE_ALL_Pos (8) ¸BDMAC_INT_MASK_L_WE_ALL_Msk (0xfful << DMAC_INT_MASK_L_WE_ALL_Pos) ºBDMAC_STATUSINT_L_TFR_Pos (0) »BDMAC_STATUSINT_L_TFR_Msk (0x1ul << DMAC_STATUSINT_L_TFR_Pos) ½BDMAC_STATUSINT_L_BLOCK_Pos (1) ¾BDMAC_STATUSINT_L_BLOCK_Msk (0x1ul << DMAC_STATUSINT_L_BLOCK_Pos) ÀBDMAC_STATUSINT_L_SRCTRAN_Pos (2) ÁBDMAC_STATUSINT_L_SRCTRAN_Msk (0x1ul << DMAC_STATUSINT_L_SRCTRAN_Pos) ÃBDMAC_STATUSINT_L_DSTTRAN_Pos (3) ÄBDMAC_STATUSINT_L_DSTTRAN_Msk (0x1ul << DMAC_STATUSINT_L_DSTTRAN_Pos) ÆBDMAC_STATUSINT_L_ERR_Pos (4) ÇBDMAC_STATUSINT_L_ERR_Msk (0x1ul << DMAC_STATUSINT_L_ERR_Pos) CI2C_CON_MASTER_MODE ((uint16_t)0x0001) CI2C_CON_SPEED ((uint16_t)0x0006) CI2C_CON_SPEED_0 ((uint16_t)0x0002) CI2C_CON_SPEED_1 ((uint16_t)0x0004) CI2C_CON_IC_10BITADDR_SLAVE ((uint16_t)0x0008) CI2C_CON_IC_10BITADDR_MASTER ((uint16_t)0x0010) CI2C_CON_IC_RESTART_EN ((uint16_t)0x0020) CI2C_CON_IC_SLAVE_DISABLE ((uint16_t)0x0040) CI2C_CON_STOP_DET_IFADDRESSED ((uint16_t)0x0080) CI2C_CON_TX_EMPTY_CTRL ((uint16_t)0x0100) CI2C_TAR_TAR ((uint16_t)0x03ff) CI2C_TAR_IC_TAR_0 ((uint16_t)0x0001) CI2C_TAR_IC_TAR_1 ((uint16_t)0x0002) CI2C_TAR_IC_TAR_2 ((uint16_t)0x0004) CI2C_TAR_IC_TAR_3 ((uint16_t)0x0008) CI2C_TAR_IC_TAR_4 ((uint16_t)0x0010) CI2C_TAR_IC_TAR_5 ((uint16_t)0x0020) CI2C_TAR_IC_TAR_6 ((uint16_t)0x0040) CI2C_TAR_IC_TAR_7 ((uint16_t)0x0080) CI2C_TAR_IC_TAR_8 ((uint16_t)0x0100) ¡CI2C_TAR_IC_TAR_9 ((uint16_t)0x0200) £CI2C_TAR_GC_OR_START ((uint16_t)0x0400) ¤CI2C_TAR_SPECIAL ((uint16_t)0x0800) ¥CI2C_TAR_IC_10BITADDR_MASTER ((uint16_t)0x1000) ¨CI2C_SAR_IC_SAR ((uint16_t)0x03ff) ªCI2C_HS_MADDR_IC_HS_MAR ((uint16_t)0x0007) ¬CI2C_DATA_CMD_DAT ((uint16_t)0x00ff) CI2C_DATA_CMD_CMD_R ((uint16_t)0x0100) ®CI2C_DATA_CMD_STOP ((uint16_t)0x0200) ¯CI2C_DATA_CMD_RESTART ((uint16_t)0x0400) ²CI2C_SS_SCL_HCNT ((uint16_t)0xffff) µCI2C_SS_SCL_LCNT ((uint16_t)0xffff) ¸CI2C_FS_SCL_HCNT ((uint16_t)0xffff) »CI2C_FS_SCL_LCNT ((uint16_t)0xffff) ¾CI2C_HS_SCL_HCNT ((uint16_t)0xffff) ÁCI2C_HS_SCL_LCNT ((uint16_t)0xffff) ÄCI2C_INTR_STAT_R_RX_UNDER ((uint16_t)0x0001) ÅCI2C_INTR_STAT_R_RX_OVER ((uint16_t)0x0002) ÆCI2C_INTR_STAT_R_RX_FULL ((uint16_t)0x0004) ÇCI2C_INTR_STAT_R_TX_OVER ((uint16_t)0x0008) ÈCI2C_INTR_STAT_R_TX_EMPTY ((uint16_t)0x0010) ÉCI2C_INTR_STAT_R_RD_REQ ((uint16_t)0x0020) ÊCI2C_INTR_STAT_R_TX_ABRT ((uint16_t)0x0040) ËCI2C_INTR_STAT_R_RX_DONE ((uint16_t)0x0080) ÌCI2C_INTR_STAT_R_ACTIVITY ((uint16_t)0x0100) ÍCI2C_INTR_STAT_R_STOP_DET ((uint16_t)0x0200) ÎCI2C_INTR_STAT_R_START_DET ((uint16_t)0x0400) ÏCI2C_INTR_STAT_R_GEN_CALL ((uint16_t)0x0800) ÐCI2C_INTR_STAT_R_RESTART_DET ((uint16_t)0x1000) ÑCI2C_INTR_STAT_R_MST_ON_HOLD ((uint16_t)0x2000) ÕCI2C_INTR_MASK_M_RX_UNDER ((uint16_t)0x0001) ÖCI2C_INTR_MASK_M_RX_OVER ((uint16_t)0x0002) ×CI2C_INTR_MASK_M_RX_FULL ((uint16_t)0x0004) ØCI2C_INTR_MASK_M_TX_OVER ((uint16_t)0x0008) ÙCI2C_INTR_MASK_M_TX_EMPTY ((uint16_t)0x0010) ÚCI2C_INTR_MASK_M_RD_REQ ((uint16_t)0x0020) ÛCI2C_INTR_MASK_M_TX_ABRT ((uint16_t)0x0040) ÜCI2C_INTR_MASK_M_RX_DONE ((uint16_t)0x0080) ÝCI2C_INTR_MASK_M_ACTIVITY ((uint16_t)0x0100) ÞCI2C_INTR_MASK_M_STOP_DET ((uint16_t)0x0200) ßCI2C_INTR_MASK_M_START_DET ((uint16_t)0x0400) àCI2C_INTR_MASK_M_GEN_CALL ((uint16_t)0x0800) áCI2C_INTR_MASK_M_RESTART_DET ((uint16_t)0x1000) âCI2C_INTR_MASK_M_MST_ON_HOLD ((uint16_t)0x2000) åCI2C_RAW_INTR_STAT_RX_UNDER ((uint16_t)0x0001) æCI2C_RAW_INTR_STAT_RX_OVER ((uint16_t)0x0002) çCI2C_RAW_INTR_STAT_RX_FULL ((uint16_t)0x0004) èCI2C_RAW_INTR_STAT_TX_OVER ((uint16_t)0x0008) éCI2C_RAW_INTR_STAT_TX_EMPTY ((uint16_t)0x0010) êCI2C_RAW_INTR_STAT_RD_REQ ((uint16_t)0x0020) ëCI2C_RAW_INTR_STAT_TX_ABRT ((uint16_t)0x0040) ìCI2C_RAW_INTR_STAT_RX_DONE ((uint16_t)0x0080) íCI2C_RAW_INTR_STAT_ACTIVITY ((uint16_t)0x0100) îCI2C_RAW_INTR_STAT_STOP_DET ((uint16_t)0x0200) ïCI2C_RAW_INTR_STAT_START_DET ((uint16_t)0x0400) ðCI2C_RAW_INTR_STAT_GEN_CALL ((uint16_t)0x0800) ñCI2C_RAW_INTR_STAT_RESTART_DET ((uint16_t)0x1000) òCI2C_RAW_INTR_STAT_MST_ON_HOLD ((uint16_t)0x2000) õCI2C_RX_TL ((uint16_t)0x00ff) øCI2C_TX_TL ((uint16_t)0x00ff) ûCI2C_CLR_INTR ((uint16_t)0x0001) þCI2C_CLR_RX_UNDER ((uint16_t)0x0001) DI2C_CLR_RX_UNDER ((uint16_t)0x0001) DI2C_CLR_TX_OVER ((uint16_t)0x0001) DI2C_CLR_RD_REQ ((uint16_t)0x0001) DI2C_CLR_TX_ABORT ((uint16_t)0x0001) DI2C_CLR_RX_DONE ((uint16_t)0x0001) DI2C_CLR_ACTIVITY ((uint16_t)0x0001) DI2C_CLR_STOP_DET ((uint16_t)0x0001) DI2C_CLR_START_DET ((uint16_t)0x0001) DI2C_CLR_GEN_CALL ((uint16_t)0x0001) DI2C_CLR_RESTART_DET ((uint16_t)0x0001) DI2C_CLR_MST_ON_HOLD ((uint16_t)0x0001) ¡DI2C_ENABLE_ENABLE ((uint16_t)0x0001) ¢DI2C_ENABLE_ABORT ((uint16_t)0x0002) ¤DI2C_STATUS_ACTIVITY ((uint16_t)0x0001) ¥DI2C_STATUS_TFNF ((uint16_t)0x0002) ¦DI2C_STATUS_TFE ((uint16_t)0x0004) §DI2C_STATUS_RFNE ((uint16_t)0x0008) ¨DI2C_STATUS_RFE ((uint16_t)0x0010) ©DI2C_STATUS_MST_ACTIVITY ((uint16_t)0x0020) ªDI2C_STATUS_SLV_ACTIVITY ((uint16_t)0x0040) DI2C_TXFLR ((uint32_t)0x0000000f) °DI2C_RXFLR ((uint32_t)0x0000000f) ³DI2C_SDA_HOLD ((uint32_t)0x0000ffff) ¶DI2C_TX_ABRT_SOURCE_7B_ADDR_NOACK ((uint32_t)0x00000001) ·DI2C_TX_ABRT_SOURCE_10ADDR1_NOACK ((uint32_t)0x00000002) ¸DI2C_TX_ABRT_SOURCE_10ADDR2_NOACK ((uint32_t)0x00000004) ¹DI2C_TX_ABRT_SOURCE_TXDATA_NOACK ((uint32_t)0x00000008) ºDI2C_TX_ABRT_SOURCE_GCALL_NOACK ((uint32_t)0x00000010) »DI2C_TX_ABRT_SOURCE_GCALL_READ ((uint32_t)0x00000020) ¼DI2C_TX_ABRT_SOURCE_HS_ACKDET ((uint32_t)0x00000040) ½DI2C_TX_ABRT_SOURCE_SBYTE_ACKDET ((uint32_t)0x00000080) ¾DI2C_TX_ABRT_SOURCE_HS_NORSTRT ((uint32_t)0x00000100) ¿DI2C_TX_ABRT_SOURCE_SBYTE_NORSTRT ((uint32_t)0x00000200) ÀDI2C_TX_ABRT_SOURCE_10B_RD_NORSTRT ((uint32_t)0x00000400) ÁDI2C_TX_ABRT_SOURCE_MASTER_DIS ((uint32_t)0x00000800) ÂDI2C_TX_ABRT_SOURCE_ARB_LOST ((uint32_t)0x00001000) ÃDI2C_TX_ABRT_SOURCE_SLVFLUSH_TXFIFO ((uint32_t)0x00002000) ÄDI2C_TX_ABRT_SOURCE_SLV_ARBLOST ((uint32_t)0x00004000) ÅDI2C_TX_ABRT_SOURCE_SLVRD_INTX ((uint32_t)0x00008000) ÆDI2C_TX_ABRT_SOURCE_USER_ABRT ((uint32_t)0x00010000) ÈDI2C_TX_ABRT_SOURCE_TX_FLUSH_CNT ((uint32_t)0xff000000) ËDI2C_SLV_DATA_NACK_ONLY ((uint32_t)0x00000001) ÎDI2C_DMA_CR_RDMAE ((uint32_t)0x00000001) ÏDI2C_DMA_CR_TDMAE ((uint32_t)0x00000002) ÒDI2C_DMA_TDLR ((uint32_t)0x00000007) ÕDI2C_DMA_RDLR ((uint32_t)0x00000007) ØDI2C_SDA_SETUP ((uint32_t)0x000000ff) ÛDI2C_ACK_GENERAL_CALL ((uint32_t)0x00000001) ÞDI2C_ENABLE_STATUS_IC_EN ((uint32_t)0x00000001) ßDI2C_ENABLE_STATUS_SLV_RX_ABORTED ((uint32_t)0x00000002) àDI2C_ENABLE_STATUS_SLV_FIFO_FILLED_AND_FLUSHED ((uint32_t)0x00000004) ãDI2C_FS_SPKLEN ((uint32_t)0x0000000ff) æDI2C_HS_SPKLEN ((uint32_t)0x0000000ff) éDI2C_COMP_PARAM1_APB_DATA_WIDTH ((uint32_t)0x000000003) êDI2C_COMP_PARAM1_MAX_SPEED_MODE ((uint32_t)0x000000006) ëDI2C_COMP_PARAM1_HC_COUNT_VALUES ((uint32_t)0x000000010) ìDI2C_COMP_PARAM1_INTR_IO ((uint32_t)0x000000020) íDI2C_COMP_PARAM1_HAS_DMA ((uint32_t)0x000000040) îDI2C_COMP_PARAM1_ADD_ENCODED_PARAMS ((uint32_t)0x000000080) ïDI2C_COMP_PARAM1_RX_BUFFER_DEPTH ((uint32_t)0x00000ff00) ðDI2C_COMP_PARAM1_TX_BUFFER_DEPTH ((uint32_t)0x000ff0000) óDI2C_COMP_VERSION ((uint32_t)0xffffffffff) öDI2C_COMP_TYPE ((uint32_t)0xffffffffff) EANAC_LP_REG_SYNC_3V_Pos (0) EANAC_LP_REG_SYNC_3V_Msk (0x1ul << ANAC_LP_REG_SYNC_3V_Pos) EANAC_LP_REG_SYNC_3V_TRG_Pos (1) EANAC_LP_REG_SYNC_3V_TRG_Msk (0x1ul << ANAC_LP_REG_SYNC_3V_TRG_Pos) EANAC_FL_SLEEP_MODE_SEL_Pos (0) EANAC_FL_SLEEP_MODE_SEL_Msk (0x3ul << ANAC_FL_SLEEP_MODE_SEL_Pos) EANAC_FL_EXT_WAKEUP_SEL_Pos_3v (2) EANAC_FL_EXT_WAKEUP_SEL_Msk_3v (0x1ul << ANAC_FL_EXT_WAKEUP_SEL_Pos_3v) EANAC_FL_SLEEP_CNT_EN_Pos (3) EANAC_FL_SLEEP_CNT_EN_Msk (0x1ul << ANAC_FL_SLEEP_CNT_EN_Pos) ¡EANAC_FL_CPU_RETENTION_EN_Pos (4) ¢EANAC_FL_CPU_RETENTION_EN_Msk (0x1ul << ANAC_FL_CPU_RETENTION_EN_Pos) £EANAC_FL_LDO_ISOLATE_EN_Pos (5) ¤EANAC_FL_LDO_ISOLATE_EN_Msk (0x1ul << ANAC_FL_LDO_ISOLATE_EN_Pos) ¥EANAC_FL_RCL_GATE_EN_Pos (6) ¦EANAC_FL_RCL_GATE_EN_Msk (0x1ul << ANAC_FL_RCL_GATE_EN_Pos) §EANAC_FL_PWR_CTL_EN_Pos (7) ¨EANAC_FL_PWR_CTL_EN_Msk (0x1ul << ANAC_FL_PWR_CTL_EN_Pos) ©EANAC_FL_FLASH_BP_EN_Pos (12) ªEANAC_FL_FLASH_BP_EN_Msk (0x1ul << ANAC_FL_FLASH_BP_EN_Pos) «EANAC_FL_FLASH_LP_EN_Pos (13) ¬EANAC_FL_FLASH_LP_EN_Msk (0x1ul << ANAC_FL_FLASH_LP_EN_Pos) EANAC_FL_BUCK_BP_EN_Pos (14) ®EANAC_FL_BUCK_BP_EN_Msk (0x1ul << ANAC_FL_BUCK_BP_EN_Pos) ¯EANAC_FL_BUCK_EN_Pos (15) °EANAC_FL_BUCK_EN_Msk (0x1ul << ANAC_FL_BUCK_EN_Pos) ±EANAC_FL_DPLL_EN_Pos (16) ²EANAC_FL_DPLL_EN_Msk (0x1ul << ANAC_FL_DPLL_EN_Pos) ³EANAC_FL_RCH_EN_Pos (17) ´EANAC_FL_RCH_EN_Msk (0x1ul << ANAC_FL_RCH_EN_Pos) µEANAC_FL_XTH_EN_Pos (18) ¶EANAC_FL_XTH_EN_Msk (0x1ul << ANAC_FL_XTH_EN_Pos) ·EANAC_FL_XTAL32K_EN_Pos_3v (19) ¸EANAC_FL_XTAL32K_EN_Msk_3v (0x1ul << ANAC_FL_XTAL32K_EN_Pos_3v) ¹EANAC_FL_RC32K_EN_Pos_3v (20) ºEANAC_FL_RC32K_EN_Msk_3v (0x1ul << ANAC_FL_RC32K_EN_Pos_3v) »EANAC_FL_LDO_HP_EN_Pos (22) ¼EANAC_FL_LDO_HP_EN_Msk (0x1ul << ANAC_FL_LDO_HP_EN_Pos) ½EANAC_FL_PMU_EN_Pos (23) ¾EANAC_FL_PMU_EN_Msk (0x1ul << ANAC_FL_PMU_EN_Pos) ¿EANAC_SRAM0_POWER_CTL_Pos (24) ÀEANAC_SRAM0_POWER_CTL_Msk (0x1ul << ANAC_SRAM0_POWER_CTL_Pos) ÁEANAC_SRAM1_POWER_CTL_Pos (25) ÂEANAC_SRAM1_POWER_CTL_Msk (0x1ul << ANAC_SRAM1_POWER_CTL_Pos) ÃEANAC_CPU_POWER_CTL_Pos (26) ÄEANAC_CPU_POWER_CTL_Msk (0x1ul << ANAC_CPU_POWER_CTL_Pos) ÅEANAC_PHY_POWER_CTL_Pos (27) ÆEANAC_PHY_POWER_CTL_Msk (0x1ul << ANAC_PHY_POWER_CTL_Pos) ÇEANAC_LL_SRAM_POWER_CTL_Pos (28) ÈEANAC_LL_SRAM_POWER_CTL_Msk (0x1ul << ANAC_LL_SRAM_POWER_CTL_Pos) ÉEANAC_FLASH_POWER_CTL_Pos (29) ÊEANAC_FLASH_POWER_CTL_Msk (0x1ul << ANAC_FLASH_POWER_CTL_Pos) ËEANAC_LDO_POWER_CTL_Pos (30) ÌEANAC_LDO_POWER_CTL_Msk (0x1ul << ANAC_LDO_POWER_CTL_Pos) ÍEANAC_LDOL_POWER_CTL_Pos (31) ÎEANAC_LDOL_POWER_CTL_Msk (0x1ul << ANAC_LDOL_POWER_CTL_Pos) ÒEANAC_INT_LP_INT_EN_Pos (0) ÓEANAC_INT_LP_INT_EN_Msk (0x1ul << ANAC_INT_LP_INT_EN_Pos) ÔEANAC_INT_DP_FLAG_Pos (1) ÕEANAC_INT_DP_FLAG_Msk (0x1ul << ANAC_INT_DP_FLAG_Pos) ÖEANAC_INT_STANDBY_M1_FLAG_Pos (2) ×EANAC_INT_STANDBY_M1_FLAG_Msk (0x1ul << ANAC_INT_STANDBY_M1_FLAG_Pos) ØEANAC_INT_STANDBY_M0_FLAG_Pos (3) ÙEANAC_INT_STANDBY_M0_FLAG_Msk (0x1ul << ANAC_INT_STANDBY_M0_FLAG_Pos) ÚEANAC_INT_SRAM_RET_FLAG_Pos (4) ÛEANAC_INT_SRAM_RET_FLAG_Msk (0x1ul << ANAC_INT_SRAM_RET_FLAG_Pos) ÜEANAC_INT_SLEEP_TMR_INT_EN_Pos (16) ÝEANAC_INT_SLEEP_TMR_INT_EN_Msk (0x1ul << ANAC_INT_SLEEP_TMR_INT_EN_Pos) ÞEANAC_INT_SLEEP_TMR0_Pos (17) ßEANAC_INT_SLEEP_TMR0_Msk (0x1ul << ANAC_INT_SLEEP_TMR0_Pos) àEANAC_INT_SLEEP_TMR1_Pos (18) áEANAC_INT_SLEEP_TMR1_Msk (0x1ul << ANAC_INT_SLEEP_TMR1_Pos) âEANAC_INT_SLEEP_TMR2_Pos (19) ãEANAC_INT_SLEEP_TMR2_Msk (0x1ul << ANAC_INT_SLEEP_TMR2_Pos) äEANAC_INT_SLEEP_TMR_WK_EN_Pos (20) åEANAC_INT_SLEEP_TMR_WK_EN_Msk (0x1ul << ANAC_INT_SLEEP_TMR_WK_EN_Pos) èEANAC_32KCLK_DLY_TIME_Pos (0) éEANAC_32KCLK_DLY_TIME_Msk (0x3FFul << ANAC_32KCLK_DLY_TIME_Pos) êEANAC_32KCLK_DLY_EN_Pos (10) ëEANAC_32KCLK_DLY_EN_Msk (0x1ul << ANAC_32KCLK_DLY_EN_Pos) ìEANAC_HPLDO_RDY_BYPASS_Pos (11) íEANAC_HPLDO_RDY_BYPASS_Msk (0x1ul << ANAC_HPLDO_RDY_BYPASS_Pos) îEANAC_LPLDOH_DLY_TIME_Pos_3v (16) ïEANAC_LPLDOH_DLY_TIME_Msk_3v (0x3FFul << ANAC_LPLDOH_DLY_TIME_Pos_3v) òEANAC_PTAT_CORE_EN_Pos (0) óEANAC_PTAT_CORE_EN_Msk (0x1ul << ANAC_PTAT_CORE_EN_Pos) ôEANAC_PTAT_TMP_TRIM_Pos (1) õEANAC_PTAT_TMP_TRIM_Msk (0x3ul << ANAC_PTAT_TMP_TRIM_Pos) öEANAC_PTAT_TRIM_Pos (3) ÷EANAC_PTAT_TRIM_Msk (0x7ul << ANAC_PTAT_TRIM_Pos) øEANAC_PTAT_FLT_SHIFT_EN_Pos (6) ùEANAC_PTAT_FLT_SHIFT_EN_Msk (0x1ul << ANAC_PTAT_FLT_SHIFT_EN_Pos) úEANAC_PTAT_FLT_ACT_EN_Pos (7) ûEANAC_PTAT_FLT_ACT_EN_Msk (0x1ul << ANAC_PTAT_FLT_ACT_EN_Pos) üEANAC_POLY_EN_Pos (8) ýEANAC_POLY_EN_Msk (0x1ul << ANAC_POLY_EN_Pos) þEANAC_IPOLY_TRIM_Pos (16) ÿEANAC_IPOLY_TRIM_Msk (0x3ul << ANAC_IPOLY_TRIM_Pos) FANAC_HPLDO_EN_Pos (0) FANAC_HPLDO_EN_Msk (0x1ul << ANAC_HPLDO_EN_Pos) FANAC_HPLDO_BYPASS_Pos (2)
FANAC_HPLDO_BYPASS_Msk (0x1ul << ANAC_HPLDO_BYPASS_Pos) FANAC_HPLDO_TRIM_Pos (3) FANAC_HPLDO_TRIM_Msk (0xFul << ANAC_HPLDO_TRIM_Pos) FANAC_HPLDO_SEL_Pos (9) FANAC_HPLDO_SEL_Msk (0x1ul << ANAC_HPLDO_SEL_Pos) FANAC_HPLDO_FLASHLDO_BP_Pos_3v (16) FANAC_HPLDO_FLASHLDO_BP_Msk_3v (0x1ul << ANAC_HPLDO_FLASHLDO_BP_Pos_3v) FANAC_HPLDO_FLASHLDO_EN_Pos_3v (17) FANAC_HPLDO_FLASHLDO_EN_Msk_3v (0x1ul << ANAC_HPLDO_FLASHLDO_EN_Pos_3v) FANAC_HPLDO_FLASHLDO_LP_EN_Pos (18) FANAC_HPLDO_FLASHLDO_LP_EN_Msk (0x1ul << ANAC_HPLDO_FLASHLDO_LP_EN_Pos) FANAC_HPLDO_FLASHLDO_CAP_SEL_Pos (19) FANAC_HPLDO_FLASHLDO_CAP_SEL_Msk (0x1ul << ANAC_HPLDO_FLASHLDO_CAP_SEL_Pos) FANAC_HPLDO_FLASHLDO_TRIM_Pos (20) FANAC_HPLDO_FLASHLDO_TRIM_Msk (0x7ul << ANAC_HPLDO_FLASHLDO_TRIM_Pos) FANAC_LPLDO_L_EN_Pos (0) FANAC_LPLDO_L_EN_Msk (0x1ul << ANAC_LPLDO_L_EN_Pos) FANAC_LPLDO_L_DVDD_SEL_Pos (1) FANAC_LPLDO_L_DVDD_SEL_Msk (0xFul << ANAC_LPLDO_L_DVDD_SEL_Pos) FANAC_LPLDO_H_EN_Pos_3v (16) FANAC_LPLDO_H_EN_Msk_3v (0x1ul << ANAC_LPLDO_H_EN_Pos_3v) FANAC_LPLDO_H_DVDD_SEL_Pos_3v (17) FANAC_LPLDO_H_DVDD_SEL_Msk_3v (0xFul << ANAC_LPLDO_H_DVDD_SEL_Pos_3v) FANAC_LPLDO_H_REF_TRIM_Pos_3v (21) FANAC_LPLDO_H_REF_TRIM_Msk_3v (0x7ul << ANAC_LPLDO_H_REF_TRIM_Pos_3v) FANAC_LPLDO_H_MODE_SEL_Pos_3v (24) FANAC_LPLDO_H_MODE_SEL_Msk_3v (0x1ul << ANAC_LPLDO_H_MODE_SEL_Pos_3v) £FANAC_ANA_LDO_EN_Pos (0) ¤FANAC_ANA_LDO_EN_Msk (0x1ul << ANAC_ANA_LDO_EN_Pos) ¥FANAC_ANA_LDO_TRIM_Pos (3) ¦FANAC_ANA_LDO_TRIM_Msk (0xFul << ANAC_ANA_LDO_TRIM_Pos) ¨FANAC_FSYN_LDO_EN_Pos (0) ©FANAC_FSYN_LDO_EN_Msk (0x1ul << ANAC_FSYN_LDO_EN_Pos) ªFANAC_FSYN_LDO_TRIM_Pos (3) «FANAC_FSYN_LDO_TRIM_Msk (0xFul << ANAC_FSYN_LDO_TRIM_Pos) FANAC_HP_DVDD_PD_Pos (0) ®FANAC_HP_DVDD_PD_Msk (0x1ul << ANAC_HP_DVDD_PD_Pos) ¯FANAC_HP_DVDD_EN_Pos (1) °FANAC_HP_DVDD_EN_Msk (0x1ul << ANAC_HP_DVDD_EN_Pos) ±FANAC_DVDD_SRAM0_EN_Pos (2) ²FANAC_DVDD_SRAM0_EN_Msk (0x1ul << ANAC_DVDD_SRAM0_EN_Pos) ³FANAC_DVDD_SRAM1_EN_Pos (3) ´FANAC_DVDD_SRAM1_EN_Msk (0x1ul << ANAC_DVDD_SRAM1_EN_Pos) µFANAC_DVDD_LPLDO_EN_Pos (4) ¶FANAC_DVDD_LPLDO_EN_Msk (0x1ul << ANAC_DVDD_LPLDO_EN_Pos) ·FANAC_VDD_FLASH_EN_Pos (5) ¸FANAC_VDD_FLASH_EN_Msk (0x1ul << ANAC_VDD_FLASH_EN_Pos) ¹FANAC_DVDD_DLL_EN_Pos (6) ºFANAC_DVDD_DLL_EN_Msk (0x1ul << ANAC_DVDD_DLL_EN_Pos) »FANAC_DVDD_PHY_EN_Pos (7) ¼FANAC_DVDD_PHY_EN_Msk (0x1ul << ANAC_DVDD_PHY_EN_Pos) ½FANAC_DVDD_CPU_EN_Pos (8) ¾FANAC_DVDD_CPU_EN_Msk (0x1ul << ANAC_DVDD_CPU_EN_Pos) ÁFANAC_BUCK_BYPASS_EN_Pos_3v (0) ÂFANAC_BUCK_BYPASS_EN_Msk_3v (0x1ul << ANAC_BUCK_BYPASS_EN_Pos_3v) ÃFANAC_BUCK_EN_Pos_3v (1) ÄFANAC_BUCK_EN_Msk_3v (0x1ul << ANAC_BUCK_EN_Pos_3v) ÅFANAC_BUCK_VOUT_Pos_3v (2) ÆFANAC_BUCK_VOUT_Msk_3v (0xful << ANAC_BUCK_VOUT_Pos_3v) ÇFANAC_BUCK_IMAX_Pos_3v (6) ÈFANAC_BUCK_IMAX_Msk_3v (0x7ul << ANAC_BUCK_IMAX_Pos_3v) ÉFANAC_BUCK_IMAX_CAL_Pos_3v (9) ÊFANAC_BUCK_IMAX_CAL_Msk_3v (0x1Ful << ANAC_BUCK_IMAX_CAL_Pos_3v) ËFANAC_BUCK_ZERO_CAL_Pos_3v (14) ÌFANAC_BUCK_ZERO_CAL_Msk_3v (0x1Ful << ANAC_BUCK_ZERO_CAL_Pos_3v) ÍFANAC_BUCK_DLY_MODE_EN_Pos_3v (19) ÎFANAC_BUCK_DLY_MODE_EN_Msk_3v (0x1ul << ANAC_BUCK_DLY_MODE_EN_Pos_3v) ÏFANAC_BUCK_TEST_EN_Pos (20) ÐFANAC_BUCK_TEST_EN_Msk (0x1ul << ANAC_BUCK_TEST_EN_Pos) ÑFANAC_BUCK_DEBOUNCE_EN_Pos_3v (21) ÒFANAC_BUCK_DEBOUNCE_EN_Msk_3v (0x1ul << ANAC_BUCK_DEBOUNCE_EN_Pos_3v) ÓFANAC_BUCK_CAL_EN_Pos_3v (22) ÔFANAC_BUCK_CAL_EN_Msk_3v (0x3ul << ANAC_BUCK_CAL_EN_Pos_3v) ÕFANAC_BUCK_CAL_OUT_Pos (24) ÖFANAC_BUCK_CAL_OUT_Msk (0x1ul << ANAC_BUCK_CAL_OUT_Pos) ×FANAC_BUCK_VOL_LIMIT_EN_Pos_3v (25) ØFANAC_BUCK_VOL_LIMIT_EN_Msk_3v (0x1ul << ANAC_BUCK_VOL_LIMIT_EN_Pos_3v) ÛFANAC_ADC_LDO_EN_Pos (0) ÜFANAC_ADC_LDO_EN_Msk (0x1ul << ANAC_ADC_LDO_EN_Pos) ÝFANAC_ADC_LDO_TRIM_Pos (3) ÞFANAC_ADC_LDO_TRIM_Msk (0xFul << ANAC_ADC_LDO_TRIM_Pos) áFANAC_RFFE_LDO_EN_Pos (0) âFANAC_RFFE_LDO_EN_Msk (0x1ul << ANAC_RFFE_LDO_EN_Pos) ãFANAC_RFFE_LDO_TRIM_Pos (3) äFANAC_RFFE_LDO_TRIM_Msk (0xFul << ANAC_RFFE_LDO_TRIM_Pos) æFANAC_VCO_LDO_EN_Pos (0) çFANAC_VCO_LDO_EN_Msk (0x1ul << ANAC_VCO_LDO_EN_Pos) èFANAC_VCO_LDO_TRIM_Pos (3) éFANAC_VCO_LDO_TRIM_Msk (0xFul << ANAC_VCO_LDO_TRIM_Pos) ìFANAC_DFT_BUF_BYPASS_Pos (0) íFANAC_DFT_BUF_BYPASS_Msk (0x1ul << ANAC_DFT_BUF_BYPASS_Pos) îFANAC_DFT_FLAG_SEL_Pos (1) ïFANAC_DFT_FLAG_SEL_Msk (0x3ul << ANAC_DFT_FLAG_SEL_Pos) ðFANAC_DFT_CLK_SEL_Pos (3) ñFANAC_DFT_CLK_SEL_Msk (0x7ul << ANAC_DFT_CLK_SEL_Pos) òFANAC_DFT_I_SEL_Pos (6) óFANAC_DFT_I_SEL_Msk (0x1ul << ANAC_DFT_I_SEL_Pos) ôFANAC_DFT_V_SEL_Pos (7) õFANAC_DFT_V_SEL_Msk (0xFul << ANAC_DFT_V_SEL_Pos) öFANAC_DFT_FLAG_OUTPUT_EN_Pos (11) ÷FANAC_DFT_FLAG_OUTPUT_EN_Msk (0x1ul << ANAC_DFT_FLAG_OUTPUT_EN_Pos) øFANAC_DFT_CLK_OUTPUT_EN_Pos (12) ùFANAC_DFT_CLK_OUTPUT_EN_Msk (0x1ul << ANAC_DFT_CLK_OUTPUT_EN_Pos) úFANAC_DFT_I_OUTPUT_EN_Pos (13) ûFANAC_DFT_I_OUTPUT_EN_Msk (0x1ul << ANAC_DFT_I_OUTPUT_EN_Pos) üFANAC_DFT_V_OUTPUT_EN_Pos (14) ýFANAC_DFT_V_OUTPUT_EN_Msk (0x1ul << ANAC_DFT_V_OUTPUT_EN_Pos) þFANAC_DFT_PAD_TEST_SEL_Pos (15) ÿFANAC_DFT_PAD_TEST_SEL_Msk (0x3ul << ANAC_DFT_PAD_TEST_SEL_Pos) GANAC_DFT_BATTERY_TEST_EN_Pos (22) GANAC_DFT_BATTERY_TEST_EN_Msk (0x1ul << ANAC_DFT_BATTERY_TEST_EN_Pos) GANAC_DFT_BATTERY_TEST_SEL_Pos (23) GANAC_DFT_BATTERY_TEST_SEL_Msk (0x1ul << ANAC_DFT_BATTERY_TEST_SEL_Pos) GANAC_DFT_BATTERY_TEST_TRIM_Pos (24)
GANAC_DFT_BATTERY_TEST_TRIM_Msk (0xfful << ANAC_DFT_BATTERY_TEST_TRIM_Pos) GANAC_MISC_RST_VREF_TRIM_Pos_3v (0) GANAC_MISC_RST_VREF_TRIM_Msk_3v (0x7ul << ANAC_MISC_RST_VREF_TRIM_Pos_3v) GANAC_MISC_PMU_LDO_TST_Pos (3) GANAC_MISC_PMU_LDO_TST_Msk (0x1ul << ANAC_MISC_PMU_LDO_TST_Pos) GANAC_MISC_PMU_VBG_BUF_EN_Pos (4) GANAC_MISC_PMU_VBG_BUF_EN_Msk (0x1ul << ANAC_MISC_PMU_VBG_BUF_EN_Pos) GANAC_MISC_LPLDO_LEVEL_SHIFT_EN_Pos_3v (6) GANAC_MISC_LPLDO_LEVEL_SHIFT_EN_Msk_3v (0x1ul << ANAC_MISC_LPLDO_LEVEL_SHIFT_EN_Pos_3v) GANAC_MISC_HPLDO_LEVEL_SHIFT_EN_Pos (7) GANAC_MISC_HPLDO_LEVEL_SHIFT_EN_Msk (0x1ul << ANAC_MISC_HPLDO_LEVEL_SHIFT_EN_Pos) GANAC_MISC_FLASH_PAD_PUEN_Pos (14) GANAC_MISC_FLASH_PAD_PUEN_Msk (0x3Ful << ANAC_MISC_FLASH_PAD_PUEN_Pos) GANAC_MISC_FLASH_PAD_PDEN_Pos (20) GANAC_MISC_FLASH_PAD_PDEN_Msk (0x3Ful << ANAC_MISC_FLASH_PAD_PDEN_Pos) GANAC_MISC_USB_EN_Pos (26) GANAC_MISC_USB_EN_Msk (0x1ul << ANAC_MISC_USB_EN_Pos) GANAC_MISC_USB_DP_PU_Pos (27) GANAC_MISC_USB_DP_PU_Msk (0x1ul << ANAC_MISC_USB_DP_PU_Pos) GANAC_MISC_USB_DM_PU_Pos (28) GANAC_MISC_USB_DM_PU_Msk (0x1ul << ANAC_MISC_USB_DM_PU_Pos) GANAC_ACT_32K_EN_Pos (0) GANAC_ACT_32K_EN_Msk (0x1ul << ANAC_ACT_32K_EN_Pos) ¡GANAC_ACT_32K_SEL_Pos (1) ¢GANAC_ACT_32K_SEL_Msk (0x1ul << ANAC_ACT_32K_SEL_Pos) £GANAC_ACT_32K_UP_DONE_Pos (3) ¤GANAC_ACT_32K_UP_DONE_Msk (0x1ul << ANAC_ACT_32K_UP_DONE_Pos) ¥GANAC_ACT_32K_FINE_OFFSET_Pos (12) ¦GANAC_ACT_32K_FINE_OFFSET_Msk (0x3FFul << ANAC_ACT_32K_FINE_OFFSET_Pos) §GANAC_ACT_32K_FINE_CORRECT_Pos (22) ¨GANAC_ACT_32K_FINE_CORRECT_Msk (0x3FFul << ANAC_ACT_32K_FINE_CORRECT_Pos) «GANAC_CPU_REMAP_ADR_Pos (0) ¬GANAC_CPU_REMAP_ADR_Msk (0xFFFFFFul << ANAC_CPU_REMAP_ADR_Pos) GANAC_CPU_ADR_REMAP_EN_Pos (31) ®GANAC_CPU_ADR_REMAP_EN_Msk (0x1ul << ANAC_CPU_ADR_REMAP_EN_Pos) ±GANAC_RCL_HW_CAL_TIME_Pos (0) ²GANAC_RCL_HW_CAL_TIME_Msk (0xFFul << ANAC_RCL_HW_CAL_TIME_Pos) ³GANAC_RCL_HW_CAL_EN_Pos (8) ´GANAC_RCL_HW_CAL_EN_Msk (0x1ul << ANAC_RCL_HW_CAL_EN_Pos) µGANAC_RCL_HW_CAL_BUSY_Pos (9) ¶GANAC_RCL_HW_CAL_BUSY_Msk (0x1ul << ANAC_RCL_HW_CAL_BUSY_Pos) ÒGEFUSE_CTL_EFUSE_EN_Pos (0) ÓGEFUSE_CTL_EFUSE_EN_Msk (0x1ul << EFUSE_CTL_EFUSE_EN_Pos) ÕGEFUSE_CTL_THR_DVDD_Pos (1) ÖGEFUSE_CTL_THR_DVDD_Msk (0x1ul << EFUSE_CTL_THR_DVDD_Pos) ØGEFUSE_CTL_TAEN_RD_CTL_Pos (2) ÙGEFUSE_CTL_TAEN_RD_CTL_Msk (0x1ul << EFUSE_CTL_TAEN_RD_CTL_Pos) ÛGEFUSE_CTL_THR_RD_CTL_Pos (3) ÜGEFUSE_CTL_THR_RD_CTL_Msk (0x1ul << EFUSE_CTL_THR_RD_CTL_Pos) ÞGEFUSE_CTL_TRD_CTL_Pos (4) ßGEFUSE_CTL_TRD_CTL_Msk (0x1ul << EFUSE_CTL_TRD_CTL_Pos) áGEFUSE_CTL_TSR_RD_CTL_Pos (5) âGEFUSE_CTL_TSR_RD_CTL_Msk (0x1ul << EFUSE_CTL_TSR_RD_CTL_Pos) äGEFUSE_CTL_TSR_DVDD_CTL_Pos (6) åGEFUSE_CTL_TSR_DVDD_CTL_Msk (0x1ul << EFUSE_CTL_TSR_DVDD_CTL_Pos) çGEFUSE_CTL_THP_RD_CTL_Pos (7) èGEFUSE_CTL_THP_RD_CTL_Msk (0x1ul << EFUSE_CTL_THP_RD_CTL_Pos) êGEFUSE_CTL_THP_PG_AVDD_CTL_Pos (8) ëGEFUSE_CTL_THP_PG_AVDD_CTL_Msk (0x1ul << EFUSE_CTL_THP_PG_AVDD_CTL_Pos) íGEFUSE_CTL_TAEN_PGM_CTL_Pos (9) îGEFUSE_CTL_TAEN_PGM_CTL_Msk (0x1ul << EFUSE_CTL_TAEN_PGM_CTL_Pos) ðGEFUSE_CTL_THP_PGM_CTL_Pos (10) ñGEFUSE_CTL_THP_PGM_CTL_Msk (0x1ul << EFUSE_CTL_THP_PGM_CTL_Pos) óGEFUSE_CTL_TPGM_CTL_Pos (11) ôGEFUSE_CTL_TPGM_CTL_Msk (0x1ul << EFUSE_CTL_TPGM_CTL_Pos) öGEFUSE_CTL_TSP_PGM_CTL_Pos (12) ÷GEFUSE_CTL_TSP_PGM_CTL_Msk (0x1ul << EFUSE_CTL_TSP_PGM_CTL_Pos) ùGEFUSE_CTL_TSP_PG_AVDD_CTL_Pos (13) úGEFUSE_CTL_TSP_PG_AVDD_CTL_Msk (0x1ul << EFUSE_CTL_TSP_PG_AVDD_CTL_Pos) üGEFUSE_CTL_TSP_RD_CTL_Pos (14) ýGEFUSE_CTL_TSP_TSP_RD_CTL_Msk (0x1ul << EFUSE_CTL_TSP_RD_CTL_Pos) HEFUSE_ADDR_EFUSEADDR_ADR_Pos (0) HEFUSE_ADDR_EFUSEADDR_ADR_Msk (0xfful << EFUSE_ADDR_EFUSEADDR_ADR_Pos) HEFUSE_DAT_EFUSEDAT_DAT_Pos (0)
HEFUSE_DAT_EFUSEDAT_DAT_Msk (0xfful << EFUSE_DAT_EFUSEDAT_DAT_Pos) HEFUSE_DAT_EFUSEDAT_DAT_CONFIRM_Pos (8) HEFUSE_DAT_EFUSEDAT_DAT_CONFIRM_Msk (0xfful << EFUSE_DAT_EFUSEDAT_DAT_CONFIRM_Pos) HEFUSE_VDD_DVDD_REG_Pos (0) HEFUSE_VDD_DVDD_REG_Msk (0x1ul << EFUSE_VDD_DVDD_REG_Pos) HEFUSE_VDD_AVDD_REG_Pos (1) HEFUSE_VDD_AVDD_REG_Msk (0x1ul << EFUSE_VDD_AVDD_REG_Pos) HEFUSE_CMD_EFUSECMD_CMD_Pos (0) HEFUSE_CMD_EFUSECMD_CMD_Msk (0x3ul << EFUSE_CMD_EFUSECMD_CMD_Pos) HEFUSE_TRG_EFUSETRG_GO_Pos (0) HEFUSE_TRG_EFUSETRG_GO_Msk (0x1ul << EFUSE_TRG_EFUSETRG_GO_Pos) HEFUSE_PROG_TIMING1_TSP_RD_SET_Pos (0) HEFUSE_PROG_TIMING1_TSP_RD_SET_Msk (0x1fful << EFUSE_PROG_TIMING1_TSP_RD_SET_Pos) HEFUSE_PROG_TIMING1_TSP_PG_AVDD_SET_Pos (9) HEFUSE_PROG_TIMING1_TSP_PG_AVDD_SET_Msk (0x1fful << EFUSE_PROG_TIMING1_TSP_PG_AVDD_SET_Pos) HEFUSE_PROG_TIMING1_TSP_PGM_SET_Pos (18) ¡HEFUSE_PROG_TIMING1_TSP_PGM_SET_Msk (0x1fful << EFUSE_PROG_TIMING1_TSP_PGM_SET_Pos) ¤HEFUSE_PROG_TIMING2_TPGM_SET_Pos (0) ¥HEFUSE_PROG_TIMING2_TPGM_SET_Msk (0x1fful << EFUSE_PROG_TIMING2_TPGM_SET_Pos) §HEFUSE_PROG_TIMING2_THP_PGM_SET_Pos (9) ¨HEFUSE_PROG_TIMING2_THP_PGM_SET_Msk (0x1fful << EFUSE_PROG_TIMING2_THP_PGM_SET_Pos) ªHEFUSE_PROG_TIMING2_TAEN_PGM_SET_Pos (18) «HEFUSE_PROG_TIMING2_TAEN_PGM_SET_Msk (0x1fful << EFUSE_PROG_TIMING2_TAEN_PGM_SET_Pos) ®HEFUSE_PROG_TIMING3_THP_PG_AVDD_SET_Pos (0) ¯HEFUSE_PROG_TIMING3_THP_PG_AVDD_SET_Msk (0x1fful << EFUSE_PROG_TIMING3_THP_PG_AVDD_SET_Pos) ±HEFUSE_PROG_TIMING3_THP_RD_SET_Pos (9) ²HEFUSE_PROG_TIMING3_THP_RD_SET_Msk (0x1fful << EFUSE_PROG_TIMING3_THP_RD_SET_Pos) µHEFUSE_READ_TIMING4_TSR_DVDD_SET_Pos (0) ¶HEFUSE_READ_TIMING4_TSR_DVDD_SET_Msk (0x1fful << EFUSE_READ_TIMING4_TSR_DVDD_SET_Pos) ¸HEFUSE_READ_TIMING4_TSR_RD_SET_Pos (9) ¹HEFUSE_READ_TIMING4_TSR_RD_SET_Msk (0x1fful << EFUSE_READ_TIMING4_TSR_RD_SET_Pos) »HEFUSE_READ_TIMING4_TRD_SET_Pos (18) ¼HEFUSE_READ_TIMING4_TRD_SET_Msk (0x1fful << EFUSE_READ_TIMING4_TRD_SET_Pos) ¿HEFUSE_READ_TIMING5_THR_RD_SET_Pos (0) ÀHEFUSE_READ_TIMING5_THR_RD_SET_Msk (0x1fful << EFUSE_READ_TIMING5_THR_RD_SET_Pos) ÂHEFUSE_READ_TIMING5_TAEN_RD_SET_Pos (9) ÃHEFUSE_READ_TIMING5_TAEN_RD_SET_Msk (0x1fful << EFUSE_READ_TIMING5_TAEN_RD_SET_Pos) ÅHEFUSE_READ_TIMING5_THR_DVDD_SET_Pos (18) ÆHEFUSE_READ_TIMING5_THR_DVDD_SET_Msk (0x1fful << EFUSE_READ_TIMING5_THR_DVDD_SET_Pos) ÉHEFUSE_OP_ERROR_OP_ERROR_Pos (0) ÊHEFUSE_OP_ERROR_OP_ERROR_Msk (0x1ul << EFUSE_OP_ERROR_OP_ERROR_Pos) ÍHEFUSE_VERIFY_DEBUG1_VERIFY_DBG_KEY1_Pos (0) ÎHEFUSE_VERIFY_DEBUG1_VERIFY_DBG_KEY1_Msk (0xfffffffful << EFUSE_VERIFY_DEBUG1_VERIFY_DBG_KEY1_Pos) ÑHEFUSE_VERIFY_DEBUG2_VERIFY_DBG_KEY2_Pos (0) ÒHEFUSE_VERIFY_DEBUG2_VERIFY_DBG_KEY2_Msk (0xfffffffful << EFUSE_VERIFY_DEBUG2_VERIFY_DBG_KEY2_Pos) ÕHEFUSE_VERIFY_DEBUG3_VERIFY_DBG_KEY3_Pos (0) ÖHEFUSE_VERIFY_DEBUG3_VERIFY_DBG_KEY3_Msk (0xfffffffful << EFUSE_VERIFY_DEBUG3_VERIFY_DBG_KEY3_Pos) ÙHEFUSE_VERIFY_DEBUG4_VERIFY_DBG_KEY4_Pos (0) ÚHEFUSE_VERIFY_DEBUG4_VERIFY_DBG_KEY4_Msk (0xfffffffful << EFUSE_VERIFY_DEBUG4_VERIFY_DBG_KEY4_Pos) ÝHEFUSE_FLASH_PERMISSION_CTRL_Pos (0) ÞHEFUSE_FLASH_PERMISSION_CTRL_Msk (0x1ul << EFUSE_FLASH_PERMISSION_CTRL_Pos) IUSB_DMA_REQUEST_Pos (0) IUSB_DMA_REQUEST_Msk (0x1ul << USB_DMA_REQUEST_Pos) IUSB_DMA_DIRECTION_Pos (1) IUSB_DMA_DIRECTION_Msk (0x1ul << USB_DMA_DIRECTION_Pos) IUSB_DMA_MODE_SEL_Pos (2) IUSB_DMA_MODE_SEL_Msk (0x1ul << USB_DMA_MODE_SEL_Pos) IUSB_DMA_EP_NUM_Pos (4) IUSB_DMA_EP_NUM_Msk (0xful << USB_DMA_EP_NUM_Pos) àIFSM5_SM_STP_Pos 6 áIFSM5_SM_STP_Msk (0x1ul<<FSM5_SM_STP_Pos) âIFSM5_SM_TX_LATENCY_Pos 0 ãIFSM5_SM_TX_LATENCY_Msk (0x3ful<<FSM5_SM_TX_LATENCY_Pos) åIFSM6_SM_RX_LATENCY_Pos 0 æIFSM6_SM_RX_LATENCY_Msk (0xful<<FSM6_SM_RX_LATENCY_Pos) èIFSM13_SM_RX_PACKET_ADDR_1_Pos 16 éIFSM13_SM_RX_PACKET_ADDR_1_Msk (0xfffful<<FSM13_SM_RX_PACKET_ADDR_1_Pos) êIFSM13_SM_TX_PACKET_ADDR_1_Pos 0 ëIFSM13_SM_TX_PACKET_ADDR_1_Msk (0xfffful<<FSM13_SM_TX_PACKET_ADDR_1_Pos) íIFSM14_SM_RX_PACKET_ADDR_2_Pos 16 îIFSM14_SM_RX_PACKET_ADDR_2_Msk (0xfffful<<FSM14_SM_RX_PACKET_ADDR_2_Pos) ïIFSM14_SM_TX_PACKET_ADDR_2_Pos 0 ðIFSM14_SM_TX_PACKET_ADDR_2_Msk (0xfffful<<FSM14_SM_TX_PACKET_ADDR_2_Pos) òIFSM15_SM_RX_PACKET_ADDR_3_Pos 16 óIFSM15_SM_RX_PACKET_ADDR_3_Msk (0xfffful<<FSM15_SM_RX_PACKET_ADDR_3_Pos) ôIFSM15_SM_TX_PACKET_ADDR_3_Pos 0 õIFSM15_SM_TX_PACKET_ADDR_3_Msk (0xfffful<<FSM15_SM_TX_PACKET_ADDR_3_Pos) ÷IFSM16_SM_RX_PACKET_ADDR_4_Pos 16 øIFSM16_SM_RX_PACKET_ADDR_4_Msk (0xfffful<<FSM16_SM_RX_PACKET_ADDR_4_Pos) ùIFSM16_SM_TX_PACKET_ADDR_4_Pos 0 úIFSM16_SM_TX_PACKET_ADDR_4_Msk (0xfffful<<FSM16_SM_TX_PACKET_ADDR_4_Pos) üIFSM17_SM_RX_PACKET_ADDR_5_Pos 16 ýIFSM17_SM_RX_PACKET_ADDR_5_Msk (0xfffful<<FSM17_SM_RX_PACKET_ADDR_5_Pos) þIFSM17_SM_TX_PACKET_ADDR_5_Pos 0 ÿIFSM17_SM_TX_PACKET_ADDR_5_Msk (0xfffful<<FSM17_SM_TX_PACKET_ADDR_5_Pos) JFSM18_SM_RX_PACKET_ADDR_6_Pos 16 JFSM18_SM_RX_PACKET_ADDR_6_Msk (0xfffful<<FSM18_SM_RX_PACKET_ADDR_6_Pos) JFSM18_SM_TX_PACKET_ADDR_6_Pos 0 JFSM18_SM_TX_PACKET_ADDR_6_Msk (0xfffful<<FSM18_SM_TX_PACKET_ADDR_6_Pos) JFSM19_SM_RX_PACKET_ADDR_7_Pos 16 JFSM19_SM_RX_PACKET_ADDR_7_Msk (0xfffful<<FSM19_SM_RX_PACKET_ADDR_7_Pos) JFSM19_SM_TX_PACKET_ADDR_7_Pos 0 JFSM19_SM_TX_PACKET_ADDR_7_Msk (0xfffful<<FSM19_SM_TX_PACKET_ADDR_7_Pos) JPHY1_PHY_DRV_RSP_BUF_FULL_Pos 22 JPHY1_PHY_DRV_RSP_BUF_FULL_Msk (0x1ul<<PHY1_PHY_DRV_RSP_BUF_FULL_Pos) JPHY1_PHY_DRV_RSP_BUF_EMPTY_Pos 21 JPHY1_PHY_DRV_RSP_BUF_EMPTY_Msk (0x1ul<<PHY1_PHY_DRV_RSP_BUF_EMPTY_Pos) JPHY1_PHY_DRV_CFG_BUF_ERROR_Pos 20 JPHY1_PHY_DRV_CFG_BUF_ERROR_Msk (0x1ul<<PHY1_PHY_DRV_CFG_BUF_ERROR_Pos) JPHY1_PHY_DRV_CFG_BUF_FULL_Pos 19 JPHY1_PHY_DRV_CFG_BUF_FULL_Msk (0x1ul<<PHY1_PHY_DRV_CFG_BUF_FULL_Pos) JPHY1_PHY_DRV_CFG_BUF_EMPTY_Pos 18 JPHY1_PHY_DRV_CFG_BUF_EMPTY_Msk (0x1ul<<PHY1_PHY_DRV_CFG_BUF_EMPTY_Pos) JPHY1_IF_CLK_PRESCALE_Pos 13 JPHY1_IF_CLK_PRESCALE_Msk (0x1ful<<PHY1_IF_CLK_PRESCALE_Pos) JPHY1_PHY_DRV_RSSI_REG_ADDR_Pos 5 JPHY1_PHY_DRV_RSSI_REG_ADDR_Msk (0xfful<<PHY1_PHY_DRV_RSSI_REG_ADDR_Pos) JPHY1_PHY_DRV_CFG_TRG_Pos 4 JPHY1_PHY_DRV_CFG_TRG_Msk (0x1ul<<PHY1_PHY_DRV_CFG_TRG_Pos) JPHY1_PHY_DRV_CFG_REG_Pos 2 JPHY1_PHY_DRV_CFG_REG_Msk (0x3ul<<PHY1_PHY_DRV_CFG_REG_Pos) JPHY1_PHY_DRV_RSP_BUF_FLUSH_Pos 1 JPHY1_PHY_DRV_RSP_BUF_FLUSH_Msk (0x1ul<<PHY1_PHY_DRV_RSP_BUF_FLUSH_Pos) JPHY1_PHY_DRV_CFG_BUF_FLUSH_Pos 0 JPHY1_PHY_DRV_CFG_BUF_FLUSH_Msk (0x1ul<<PHY1_PHY_DRV_CFG_BUF_FLUSH_Pos) ¢JPHY2_PHY_DRV_RSP_BUF_ERROR_Pos 28 £JPHY2_PHY_DRV_RSP_BUF_ERROR_Msk (0x1ul<<PHY2_PHY_DRV_RSP_BUF_ERROR_Pos) ¤JPHY2_PHY_DRV_SEQ_RX_END_ADDR_Pos 21 ¥JPHY2_PHY_DRV_SEQ_RX_END_ADDR_Msk (0x7ful<<PHY2_PHY_DRV_SEQ_RX_END_ADDR_Pos) ¦JPHY2_PHY_DRV_SEQ_TX_END_ADDR_Pos 14 §JPHY2_PHY_DRV_SEQ_TX_END_ADDR_Msk (0x7ful<<PHY2_PHY_DRV_SEQ_TX_END_ADDR_Pos) ¨JPHY2_PHY_DRV_SEQ_RX_STRT_ADDR_Pos 7 ©JPHY2_PHY_DRV_SEQ_RX_STRT_ADDR_Msk (0x7ful<<PHY2_PHY_DRV_SEQ_RX_STRT_ADDR_Pos) ªJPHY2_PHY_DRV_SEQ_TX_STRT_ADDR_Pos 0 «JPHY2_PHY_DRV_SEQ_TX_STRT_ADDR_Msk (0x7ful<<PHY2_PHY_DRV_SEQ_TX_STRT_ADDR_Pos) JPHY3_PHY_DRV_CFG_BUF_DIN_Pos 0 ®JPHY3_PHY_DRV_CFG_BUF_DIN_Msk (0xfffffffful<<PHY3_PHY_DRV_CFG_BUF_DIN_Pos) °JPHY4_PHY_DRV_RSP_BUF_DOUT_Pos 0 ±JPHY4_PHY_DRV_RSP_BUF_DOUT_Msk (0xfffffffful<<PHY4_PHY_DRV_RSP_BUF_DOUT_Pos) ³JPHY5_PHY_DRV_SET_CHAN_REG_ADDR_Pos 0 ´JPHY5_PHY_DRV_SET_CHAN_REG_ADDR_Msk (0xfful<<PHY5_PHY_DRV_SET_CHAN_REG_ADDR_Pos) ¶JINTR1_IC_RNG_DONE_Pos 3 ·JINTR1_IC_RNG_DONE_Msk (0x1ul<<INTR1_IC_RNG_DONE_Pos) ¸JINTR1_IC_SEC_DONE_Pos 2 ¹JINTR1_IC_SEC_DONE_Msk (0x1ul<<INTR1_IC_SEC_DONE_Pos) ºJINTR1_IC_ACTTMR_CMPR_STRT_EVENT_IRQ_Pos 1 »JINTR1_IC_ACTTMR_CMPR_STRT_EVENT_IRQ_Msk (0x1ul<<INTR1_IC_ACTTMR_CMPR_STRT_EVENT_IRQ_Pos) ¼JINTR1_IC_PHY_DRV_CFG_DONE_Pos 0 ½JINTR1_IC_PHY_DRV_CFG_DONE_Msk (0x1ul<<INTR1_IC_PHY_DRV_CFG_DONE_Pos) ¿JINTCLR_IC_RNG_DONE_CLR_Pos 3 ÀJINTCLR_IC_RNG_DONE_CLR_Msk (0x1ul<<INTCLR_IC_RNG_DONE_CLR_Pos) ÁJINTCLR_IC_SEC_DONE_CLR_Pos 2 ÂJINTCLR_IC_SEC_DONE_CLR_Msk (0x1ul<<INTCLR_IC_SEC_DONE_CLR_Pos) ÃJINTCLR_IC_ACTTMR_CMPR_STRT_EVENT_IRQ_CLR_Pos 1 ÄJINTCLR_IC_ACTTMR_CMPR_STRT_EVENT_IRQ_CLR_Msk (0x1ul<<INTCLR_IC_ACTTMR_CMPR_STRT_EVENT_IRQ_CLR_Pos) ÅJINTCLR_IC_PHY_DRV_CFG_DONE_CLR_Pos 0 ÆJINTCLR_IC_PHY_DRV_CFG_DONE_CLR_Msk (0x1ul<<INTCLR_IC_PHY_DRV_CFG_DONE_CLR_Pos) ÈJINTMSK_IC_RNG_DONE_MASK_Pos 3 ÉJINTMSK_IC_RNG_DONE_MASK_Msk (0x1ul<<INTMSK_IC_RNG_DONE_MASK_Pos) ÊJINTMSK_IC_SEC_DONE_MASK_Pos 2 ËJINTMSK_IC_SEC_DONE_MASK_Msk (0x1ul<<INTMSK_IC_SEC_DONE_MASK_Pos) ÌJINTMSK_IC_ACTTMR_CMPR_STRT_EVENT_IRQ_MASK_Pos 1 ÍJINTMSK_IC_ACTTMR_CMPR_STRT_EVENT_IRQ_MASK_Msk (0x1ul<<INTMSK_IC_ACTTMR_CMPR_STRT_EVENT_IRQ_MASK_Pos) ÎJINTMSK_IC_PHY_DRV_CFG_DONE_MASK_Pos 0 ÏJINTMSK_IC_PHY_DRV_CFG_DONE_MASK_Msk (0x1ul<<INTMSK_IC_PHY_DRV_CFG_DONE_MASK_Pos) ÑJINTR4_IC_CLR_IRQ_Pos 6 ÒJINTR4_IC_CLR_IRQ_Msk (0x1ul<<INTR4_IC_CLR_IRQ_Pos) ÓJINTR4_IC_ONE_PULSE_FLAG_IRQ_Pos 5 ÔJINTR4_IC_ONE_PULSE_FLAG_IRQ_Msk (0x1ul<<INTR4_IC_ONE_PULSE_FLAG_IRQ_Pos) ÕJINTR4_IC_MODE_IRQ_Pos 4 ÖJINTR4_IC_MODE_IRQ_Msk (0x1ul<<INTR4_IC_MODE_IRQ_Pos) ×JINTR4_IC_PULSE_CNT_Pos 0 ØJINTR4_IC_PULSE_CNT_Msk (0xful<<INTR4_IC_PULSE_CNT_Pos) ÚJACTTMR1_ACTTMR_CMPR_MAX_EVENT_DIN_Pos 0 ÛJACTTMR1_ACTTMR_CMPR_MAX_EVENT_DIN_Msk (0xfffffffful<<ACTTMR1_ACTTMR_CMPR_MAX_EVENT_DIN_Pos) ÝJACTTMR2_ACTTMR_DISABLE_FLG_Pos 2 ÞJACTTMR2_ACTTMR_DISABLE_FLG_Msk (0x1ul<<ACTTMR2_ACTTMR_DISABLE_FLG_Pos) ßJACTTMR2_ACT_CLK_ACCUR_FLG_Pos 1 àJACTTMR2_ACT_CLK_ACCUR_FLG_Msk (0x1ul<<ACTTMR2_ACT_CLK_ACCUR_FLG_Pos) áJACTTMR2_ACTTMR_CMPR_MAX_EVENT_EN_Pos 0 âJACTTMR2_ACTTMR_CMPR_MAX_EVENT_EN_Msk (0x1ul<<ACTTMR2_ACTTMR_CMPR_MAX_EVENT_EN_Pos) äJACTTMR6_ACTTMR_CMPR_STRT_EVENT_DIN_Pos 0 åJACTTMR6_ACTTMR_CMPR_STRT_EVENT_DIN_Msk (0xfffffffful<<ACTTMR6_ACTTMR_CMPR_STRT_EVENT_DIN_Pos) çJACTTMR7_ACTTMR_CPTUR_BUS_DOUT_Pos 0 èJACTTMR7_ACTTMR_CPTUR_BUS_DOUT_Msk (0xfffffffful<<ACTTMR7_ACTTMR_CPTUR_BUS_DOUT_Pos) êJSECURE1_SEC_DECRYPT_EN_Pos 26 ëJSECURE1_SEC_DECRYPT_EN_Msk (0x1ul<<SECURE1_SEC_DECRYPT_EN_Pos) ìJSECURE1_SEC_AD_LEN_Pos 19 íJSECURE1_SEC_AD_LEN_Msk (0x7ful<<SECURE1_SEC_AD_LEN_Pos) îJSECURE1_SEC_MIC_LEN_Pos 17 ïJSECURE1_SEC_MIC_LEN_Msk (0x3ul<<SECURE1_SEC_MIC_LEN_Pos) ðJSECURE1_SEC_VLD_MAC_Pos 10 ñJSECURE1_SEC_VLD_MAC_Msk (0x7ful<<SECURE1_SEC_VLD_MAC_Pos) òJSECURE1_SEC_PKT_ENABLES_Pos 3 óJSECURE1_SEC_PKT_ENABLES_Msk (0x7ful<<SECURE1_SEC_PKT_ENABLES_Pos) ôJSECURE1_SEC_MODE_Pos 1 õJSECURE1_SEC_MODE_Msk (0x3ul<<SECURE1_SEC_MODE_Pos) öJSECURE1_SEC_ENABLE_Pos 0 ÷JSECURE1_SEC_ENABLE_Msk (0x1ul<<SECURE1_SEC_ENABLE_Pos) ùJSECURE2_SEC_IV3_Pos 24 úJSECURE2_SEC_IV3_Msk (0xfful<<SECURE2_SEC_IV3_Pos) ûJSECURE2_SEC_IV2_Pos 16 üJSECURE2_SEC_IV2_Msk (0xfful<<SECURE2_SEC_IV2_Pos) ýJSECURE2_SEC_IV1_Pos 8 þJSECURE2_SEC_IV1_Msk (0xfful<<SECURE2_SEC_IV1_Pos) ÿJSECURE2_SEC_IV0_Pos 0 KSECURE2_SEC_IV0_Msk (0xfful<<SECURE2_SEC_IV0_Pos) KSECURE3_SEC_IV7_Pos 24 KSECURE3_SEC_IV7_Msk (0xfful<<SECURE3_SEC_IV7_Pos) KSECURE3_SEC_IV6_Pos 16
KSECURE3_SEC_IV6_Msk (0xfful<<SECURE3_SEC_IV6_Pos) KSECURE3_SEC_IV5_Pos 8 KSECURE3_SEC_IV5_Msk (0xfful<<SECURE3_SEC_IV5_Pos) KSECURE3_SEC_IV4_Pos 0 KSECURE3_SEC_IV4_Msk (0xfful<<SECURE3_SEC_IV4_Pos) KSECURE4_SEC_KEY2_RX_ADDR_Pos 16 KSECURE4_SEC_KEY2_RX_ADDR_Msk (0xfffful<<SECURE4_SEC_KEY2_RX_ADDR_Pos) KSECURE4_SEC_KEY1_RX_ADDR_Pos 0 KSECURE4_SEC_KEY1_RX_ADDR_Msk (0xfffful<<SECURE4_SEC_KEY1_RX_ADDR_Pos) KSECURE5_SEC_KEY4_RX_ADDR_Pos 16 KSECURE5_SEC_KEY4_RX_ADDR_Msk (0xfffful<<SECURE5_SEC_KEY4_RX_ADDR_Pos) KSECURE5_SEC_KEY3_RX_ADDR_Pos 0 KSECURE5_SEC_KEY3_RX_ADDR_Msk (0xfffful<<SECURE5_SEC_KEY3_RX_ADDR_Pos) KSECURE6_SEC_KEY6_RX_ADDR_Pos 16 KSECURE6_SEC_KEY6_RX_ADDR_Msk (0xfffful<<SECURE6_SEC_KEY6_RX_ADDR_Pos) KSECURE6_SEC_KEY5_RX_ADDR_Pos 0 KSECURE6_SEC_KEY5_RX_ADDR_Msk (0xfffful<<SECURE6_SEC_KEY5_RX_ADDR_Pos) KSECURE7_SEC_MD_LEN_Pos 24 KSECURE7_SEC_MD_LEN_Msk (0x7ful<<SECURE7_SEC_MD_LEN_Pos) KSECURE7_SEC_KEY7_RX_ADDR_Pos 8 KSECURE7_SEC_KEY7_RX_ADDR_Msk (0xfffful<<SECURE7_SEC_KEY7_RX_ADDR_Pos) KSECURE7_SEC_PKT_CNT_TX_MSB_Pos 0 KSECURE7_SEC_PKT_CNT_TX_MSB_Msk (0xfful<<SECURE7_SEC_PKT_CNT_TX_MSB_Pos) ¡KSECURE8_SEC_PKT_CNT_TX_LSB_Pos 0 ¢KSECURE8_SEC_PKT_CNT_TX_LSB_Msk (0xfffffffful<<SECURE8_SEC_PKT_CNT_TX_LSB_Pos) ¤KSECURE9_SEC_PKT_CNT_RX_MSB_Pos 0 ¥KSECURE9_SEC_PKT_CNT_RX_MSB_Msk (0xfful<<SECURE9_SEC_PKT_CNT_RX_MSB_Pos) §KSECURE10_SEC_PKT_CNT_RX_LSB_Pos 0 ¨KSECURE10_SEC_PKT_CNT_RX_LSB_Msk (0xfffffffful<<SECURE10_SEC_PKT_CNT_RX_LSB_Pos) ªKTEST_MUX00_TST_MUX_SELECT_03_Pos 18 «KTEST_MUX00_TST_MUX_SELECT_03_Msk (0x3ful<<TEST_MUX00_TST_MUX_SELECT_03_Pos) ¬KTEST_MUX00_TST_MUX_SELECT_02_Pos 12 KTEST_MUX00_TST_MUX_SELECT_02_Msk (0x3ful<<TEST_MUX00_TST_MUX_SELECT_02_Pos) ®KTEST_MUX00_TST_MUX_SELECT_01_Pos 6 ¯KTEST_MUX00_TST_MUX_SELECT_01_Msk (0x3ful<<TEST_MUX00_TST_MUX_SELECT_01_Pos) °KTEST_MUX00_TST_MUX_SELECT_00_Pos 0 ±KTEST_MUX00_TST_MUX_SELECT_00_Msk (0x3ful<<TEST_MUX00_TST_MUX_SELECT_00_Pos) ³KRNG1_RNG_RING_SCRMB_SEL_Pos 1 ´KRNG1_RNG_RING_SCRMB_SEL_Msk (0x1ul<<RNG1_RNG_RING_SCRMB_SEL_Pos) µKRNG1_RNG_EN_Pos 0 ¶KRNG1_RNG_EN_Msk (0x1ul<<RNG1_RNG_EN_Pos) ¸KRNG2_RNG_DATA_Pos 0 ¹KRNG2_RNG_DATA_Msk (0xfffffffful<<RNG2_RNG_DATA_Pos) »KLL_MAC_CTRL_CTRL_LL_EN_Pos 0 ¼KLL_MAC_CTRL_CTRL_LL_EN_Msk (0x1ul<<LL_MAC_CTRL_CTRL_LL_EN_Pos) ¾KTEST_MUX01_TST_MUX_SELECT_07_Pos 18 ¿KTEST_MUX01_TST_MUX_SELECT_07_Msk (0x3ful<<TEST_MUX01_TST_MUX_SELECT_07_Pos) ÀKTEST_MUX01_TST_MUX_SELECT_06_Pos 12 ÁKTEST_MUX01_TST_MUX_SELECT_06_Msk (0x3ful<<TEST_MUX01_TST_MUX_SELECT_06_Pos) ÂKTEST_MUX01_TST_MUX_SELECT_05_Pos 6 ÃKTEST_MUX01_TST_MUX_SELECT_05_Msk (0x3ful<<TEST_MUX01_TST_MUX_SELECT_05_Pos) ÄKTEST_MUX01_TST_MUX_SELECT_04_Pos 0 ÅKTEST_MUX01_TST_MUX_SELECT_04_Msk (0x3ful<<TEST_MUX01_TST_MUX_SELECT_04_Pos) ÇKTEST_MUX02_TST_MUX_SELECT_11_Pos 18 ÈKTEST_MUX02_TST_MUX_SELECT_11_Msk (0x3ful<<TEST_MUX02_TST_MUX_SELECT_11_Pos) ÉKTEST_MUX02_TST_MUX_SELECT_10_Pos 12 ÊKTEST_MUX02_TST_MUX_SELECT_10_Msk (0x3ful<<TEST_MUX02_TST_MUX_SELECT_10_Pos) ËKTEST_MUX02_TST_MUX_SELECT_09_Pos 6 ÌKTEST_MUX02_TST_MUX_SELECT_09_Msk (0x3ful<<TEST_MUX02_TST_MUX_SELECT_09_Pos) ÍKTEST_MUX02_TST_MUX_SELECT_08_Pos 0 ÎKTEST_MUX02_TST_MUX_SELECT_08_Msk (0x3ful<<TEST_MUX02_TST_MUX_SELECT_08_Pos) ÐKTEST_MUX03_TST_MUX_SELECT_15_Pos 18 ÑKTEST_MUX03_TST_MUX_SELECT_15_Msk (0x3ful<<TEST_MUX03_TST_MUX_SELECT_15_Pos) ÒKTEST_MUX03_TST_MUX_SELECT_14_Pos 12 ÓKTEST_MUX03_TST_MUX_SELECT_14_Msk (0x3ful<<TEST_MUX03_TST_MUX_SELECT_14_Pos) ÔKTEST_MUX03_TST_MUX_SELECT_13_Pos 6 ÕKTEST_MUX03_TST_MUX_SELECT_13_Msk (0x3ful<<TEST_MUX03_TST_MUX_SELECT_13_Pos) ÖKTEST_MUX03_TST_MUX_SELECT_12_Pos 0 ×KTEST_MUX03_TST_MUX_SELECT_12_Msk (0x3ful<<TEST_MUX03_TST_MUX_SELECT_12_Pos) ÚKR00_CTL_TX_PAYLOAD_LEN_Pos 24 ÛKR00_CTL_TX_PAYLOAD_LEN_Msk (0xFFul<<R00_CTL_TX_PAYLOAD_LEN_Pos) ÜKR00_CTL_RX_PAYLOAD_LEN_Pos 16 ÝKR00_CTL_RX_PAYLOAD_LEN_Msk (0xFFul<<R00_CTL_RX_PAYLOAD_LEN_Pos) ÞKR00_CTL_CRC_ACCESS_ADR_Pos 15 ßKR00_CTL_CRC_ACCESS_ADR_Msk (0x1ul<<R00_CTL_CRC_ACCESS_ADR_Pos) àKR00_CTL_CRC24_EN_Pos 14 áKR00_CTL_CRC24_EN_Msk (0x1ul<<R00_CTL_CRC24_EN_Pos) âKR00_CTL_ADDR_BYTE_LEN_Pos 12 ãKR00_CTL_ADDR_BYTE_LEN_Msk (0x3ul<<R00_CTL_ADDR_BYTE_LEN_Pos) äKR00_CTL_DPY_EN_Pos 11 åKR00_CTL_DPY_EN_Msk (0x1ul<<R00_CTL_DPY_EN_Pos) æKR00_CTL_CRC_EN_Pos 10 çKR00_CTL_CRC_EN_Msk (0x1ul<<R00_CTL_CRC_EN_Pos) èKR00_CTL_CRC_SEL16_Pos 9 éKR00_CTL_CRC_SEL16_Msk (0x1ul<<R00_CTL_CRC_SEL16_Pos) êKR00_CTL_SCR_EN_Pos 8 ëKR00_CTL_SCR_EN_Msk (0x1ul<<R00_CTL_SCR_EN_Pos) ìKR00_CTL_NRF_ENHANCE_Pos 7 íKR00_CTL_NRF_ENHANCE_Msk (0x1ul<<R00_CTL_NRF_ENHANCE_Pos) îKR00_CTL_ENHANCE_Pos 6 ïKR00_CTL_ENHANCE_Msk (0x1ul<<R00_CTL_ENHANCE_Pos) ðKR00_CTL_BW_MODE_Pos 5 ñKR00_CTL_BW_MODE_Msk (0x1ul<<R00_CTL_BW_MODE_Pos) òKR00_CTL_CHIP_MODE_Pos 3 óKR00_CTL_CHIP_MODE_Msk (0x3ul<<R00_CTL_CHIP_MODE_Pos) ôKR00_CTL_RX_ACK_PAYLOAD_EN_Pos 2 õKR00_CTL_RX_ACK_PAYLOAD_EN_Msk (0x1ul<<R00_CTL_RX_ACK_PAYLOAD_EN_Pos) öKR00_CTL_TX_NOACK_EN_Pos 1 ÷KR00_CTL_TX_NOACK_EN_Msk (0x1ul<<R00_CTL_TX_NOACK_EN_Pos) øKR00_CTL_PRI_RX_Pos 0 ùKR00_CTL_PRI_RX_Msk (0x1ul<<R00_CTL_PRI_RX_Pos) ûKR01_INT_PRI_RX_PID_Pos 29 üKR01_INT_PRI_RX_PID_Msk (0x3ul<<R01_INT_PRI_RX_PID_Pos) ýKR01_INT_PRI_TX_PID_Pos 27 þKR01_INT_PRI_TX_PID_Msk (0x3ul<<R01_INT_PRI_TX_PID_Pos) ÿKR01_INT_RX_LENGTH_ERR_Pos 26 LR01_INT_RX_LENGTH_ERR_Msk (0x1ul<<R01_INT_RX_LENGTH_ERR_Pos) LR01_INT_RX_ACCADDR_ERR_Pos 25 LR01_INT_RX_ACCADDR_ERR_Msk (0x1ul<<R01_INT_RX_ACCADDR_ERR_Pos) LR01_INT_RX_ACCADDR_ERR_MASK_Pos 23 LR01_INT_RX_ACCADDR_ERR_MASK_Msk (0x1ul<<R01_INT_RX_ACCADDR_ERR_MASK_Pos)
LR01_INT_RX_LENGTH_ERR_MASK_Pos 22 LR01_INT_RX_LENGTH_ERR_MASK_Msk (0x1ul<<R01_INT_RX_LENGTH_ERR_MASK_Pos) LR01_INT_PRI_ENDIAN_Pos 21 LR01_INT_PRI_ENDIAN_Msk (0x1ul<<R01_INT_PRI_ENDIAN_Pos) LR01_INT_PRI_TX_DONE_IRQ_EN_Pos 20 LR01_INT_PRI_TX_DONE_IRQ_EN_Msk (0x1ul<<R01_INT_PRI_TX_DONE_IRQ_EN_Pos) LR01_INT_PRI_RX_DONE_IRQ_EN_Pos 19 LR01_INT_PRI_RX_DONE_IRQ_EN_Msk (0x1ul<<R01_INT_PRI_RX_DONE_IRQ_EN_Pos) LR01_INT_PRI_RX_GOON_Pos 18 LR01_INT_PRI_RX_GOON_Msk (0x1ul<<R01_INT_PRI_RX_GOON_Pos) LR01_INT_PRI_RST_Pos 17 LR01_INT_PRI_RST_Msk (0x1ul<<R01_INT_PRI_RST_Pos) LR01_INT_EXIT_RX_Pos 16 LR01_INT_EXIT_RX_Msk (0x1ul<<R01_INT_EXIT_RX_Pos) LR01_INT_TX_DONE_IRQ_FLAG_Pos 15 LR01_INT_TX_DONE_IRQ_FLAG_Msk (0x1ul<<R01_INT_TX_DONE_IRQ_FLAG_Pos) LR01_INT_RX_DONE_IRQ_FLAG_Pos 14 LR01_INT_RX_DONE_IRQ_FLAG_Msk (0x1ul<<R01_INT_RX_DONE_IRQ_FLAG_Pos) LR01_INT_RX_PID_ERR_IRQ_FLAG_Pos 13 LR01_INT_RX_PID_ERR_IRQ_FLAG_Msk (0x1ul<<R01_INT_RX_PID_ERR_IRQ_FLAG_Pos) LR01_INT_RX_CRC_ERR_Pos 12 LR01_INT_RX_CRC_ERR_Msk (0x1ul<<R01_INT_RX_CRC_ERR_Pos) LR01_INT_TX_TIMEOUT_IRQ_Pos 11 LR01_INT_TX_TIMEOUT_IRQ_Msk (0x1ul<<R01_INT_TX_TIMEOUT_IRQ_Pos) LR01_INT_TX_IRQ_Pos 10 LR01_INT_TX_IRQ_Msk (0x1ul<<R01_INT_TX_IRQ_Pos) LR01_INT_RX_IRQ_Pos 9 LR01_INT_RX_IRQ_Msk (0x1ul<<R01_INT_RX_IRQ_Pos) ¡LR01_INT_IRQ_CLR_EN_Pos 8 ¢LR01_INT_IRQ_CLR_EN_Msk (0x1ul<<R01_INT_IRQ_CLR_EN_Pos) £LR01_INT_RX_CRC_ERR_MASK_Pos 7 ¤LR01_INT_RX_CRC_ERR_MASK_Msk (0x1ul<<R01_INT_RX_CRC_ERR_MASK_Pos) ¥LR01_INT_PID_ERR_MASK_Pos 6 ¦LR01_INT_PID_ERR_MASK_Msk (0x1ul<<R01_INT_PID_ERR_MASK_Pos) §LR01_INT_TX_TIMEOUT_IRQ_MASK_Pos 5 ¨LR01_INT_TX_TIMEOUT_IRQ_MASK_Msk (0x1ul<<R01_INT_TX_TIMEOUT_IRQ_MASK_Pos) ©LR01_INT_TX_IRQ_MASK_Pos 4 ªLR01_INT_TX_IRQ_MASK_Msk (0x1ul<<R01_INT_TX_IRQ_MASK_Pos) «LR01_INT_RX_IRQ_MASK_Pos 3 ¬LR01_INT_RX_IRQ_MASK_Msk (0x1ul<<R01_INT_RX_IRQ_MASK_Pos) LR01_INT_MULTI_RX_ACC_ADR_Pos 0 ®LR01_INT_MULTI_RX_ACC_ADR_Msk (0x7ul<<R01_INT_MULTI_RX_ACC_ADR_Pos) ±LR02_TMR_CTL_RX_WAIT_TIME_Pos 16 ²LR02_TMR_CTL_RX_WAIT_TIME_Msk (0xFFFFul<<R02_TMR_CTL_RX_WAIT_TIME_Pos) ³LR02_TMR_CTL_RX_WAIT_TIME_EN_Pos 15 ´LR02_TMR_CTL_RX_WAIT_TIME_EN_Msk (0X1ul<<R02_TMR_CTL_RX_WAIT_TIME_EN_Pos) µLR02_TMR_CTL_TRX_TRANS_WAIT_TIME_Pos 0 ¶LR02_TMR_CTL_TRX_TRANS_WAIT_TIME_Msk (0x7FFFul<<R02_TMR_CTL_TRX_TRANS_WAIT_TIME_Pos) ¸LR03_RX_ADDR_L_L32B_Pos 0 ¹LR03_RX_ADDR_L_L32B_Msk (0xFFFFFFFFul<<R03_RX_ADDR_L_L32B_Pos) ½LR04_RX_CTL_RX_HEADER1_Pos 24 ¾LR04_RX_CTL_RX_HEADER1_Msk (0xFFul<<R04_RX_CTL_RX_HEADER1_Pos) ¿LR04_RX_CTL_RX_HEADER_Pos 16 ÀLR04_RX_CTL_RX_HEADER_Msk (0xFFul<<R04_RX_CTL_RX_HEADER_Pos) ÁLR04_RX_CTL_RX_FEC_Pos 15 ÂLR04_RX_CTL_RX_FEC_Msk (0x1ul<<R04_RX_CTL_RX_FEC_Pos) ÃLR04_RX_CTL_TX_FEC_Pos 14 ÄLR04_RX_CTL_TX_FEC_Msk (0x1ul<<R04_RX_CTL_TX_FEC_Pos) ÅLR04_RX_CTL_CI_MODE_Pos 12 ÆLR04_RX_CTL_CI_MODE_Msk (0x3ul<<R04_RX_CTL_CI_MODE_Pos) ÇLR04_RX_CTL_NORMAL_M1_Pos 11 ÈLR04_RX_CTL_NORMAL_M1_Msk (0x1ul<<R04_RX_CTL_NORMAL_M1_Pos) ÉLR04_RX_CTL_HDR_LEN_NUMB_Pos 9 ÊLR04_RX_CTL_HDR_LEN_NUMB_Msk (0x3ul<<R04_RX_CTL_HDR_LEN_NUMB_Pos) ËLR04_RX_CTL_HDR_LEN_EXIST_Pos 8 ÌLR04_RX_CTL_HDR_LEN_EXIST_Msk (0x1ul<<R04_RX_CTL_HDR_LEN_EXIST_Pos) ÍLR04_RX_CTL_M8B_Pos 0 ÎLR04_RX_CTL_M8B_Msk (0xFFul<<R04_RX_CTL_M8B_Pos) ÐLR05_TX_ADDR_L_L32B_Pos 0 ÑLR05_TX_ADDR_L_L32B_Msk (0xFFFFFFFFul<<R05_TX_ADDR_L_L32B_Pos) ÓLR06_TX_CTL_RX_HEADER1_Pos 24 ÔLR06_TX_CTL_RX_HEADER1_Msk (0xFFul<<R06_TX_CTL_RX_HEADER1_Pos) ÕLR06_TX_CTL_RX_HEADER_Pos 16 ÖLR06_TX_CTL_RX_HEADER_Msk (0xFFul<<R06_TX_CTL_RX_HEADER_Pos) ×LR06_TX_CTL_MAX_LENGTH_EN_Pos 15 ØLR06_TX_CTL_MAX_LENGTH_EN_Msk (0x1ul<<R06_TX_CTL_MAX_LENGTH_EN_Pos) ÙLR06_TX_CTL_WHITENING_INIT_Pos 8 ÚLR06_TX_CTL_WHITENING_INIT_Msk (0x7Ful<<R06_TX_CTL_WHITENING_INIT_Pos) ÛLR06_TX_CTL_M8B_Pos 0 ÜLR06_TX_CTL_M8B_Msk (0xFFul<<R06_TX_CTL_M8B_Pos) ÞLR07_SRAM_CTL_RX_START_ADDR_Pos 17 ßLR07_SRAM_CTL_RX_START_ADDR_Msk (0x7FFul<<R07_SRAM_CTL_RX_START_ADDR_Pos) àLR07_SRAM_CTL_RX_READY_Pos 16 áLR07_SRAM_CTL_RX_READY_Msk (0x1ul<<R07_SRAM_CTL_RX_READY_Pos) âLR07_SRAM_CTL_TX_START_ADDR_Pos 1 ãLR07_SRAM_CTL_TX_START_ADDR_Msk (0x7FFul<<R07_SRAM_CTL_TX_START_ADDR_Pos) äLR07_SRAM_CTL_TX_READY_Pos 0 åLR07_SRAM_CTL_TX_READY_Msk (0x1<<R07_SRAM_CTL_TX_READY_Pos) èLR0F_RX_ADDR4_M8B_Pos 24 éLR0F_RX_ADDR4_M8B_Msk (0xFFul<<R0F_RX_ADDR4_M8B_Pos) êLR0F_RX_ADDR3_M8B_Pos 16 ëLR0F_RX_ADDR3_M8B_Msk (0xFFul<<R0F_RX_ADDR3_M8B_Pos) ìLR0F_RX_ADDR2_M8B_Pos 8 íLR0F_RX_ADDR2_M8B_Msk (0xFFul<<R0F_RX_ADDR2_M8B_Pos) îLR0F_RX_ADDR1_M8B_Pos 0 ïLR0F_RX_ADDR1_M8B_Msk (0xFFul<<R0F_RX_ADDR1_M8B_Pos) òLR10_RX_ADDR7_EN_Pos 31 óLR10_RX_ADDR7_EN_Msk (0x1ul<<R0F_RX_ADDR7_EN_Pos) ôLR10_RX_ADDR6_EN_Pos 30 õLR10_RX_ADDR6_EN_Msk (0x1ul<<R0F_RX_ADDR6_EN_Pos) öLR10_RX_ADDR5_EN_Pos 29 ÷LR10_RX_ADDR5_EN_Msk (0x1ul<<R0F_RX_ADDR5_EN_Pos) øLR10_RX_ADDR4_EN_Pos 28 ùLR10_RX_ADDR4_EN_Msk (0x1ul<<R0F_RX_ADDR4_EN_Pos) úLR10_RX_ADDR3_EN_Pos 27 ûLR10_RX_ADDR3_EN_Msk (0x1ul<<R0F_RX_ADDR3_EN_Pos) üLR10_RX_ADDR2_EN_Pos 26 ýLR10_RX_ADDR2_EN_Msk (0x1ul<<R0F_RX_ADDR2_EN_Pos) þLR10_RX_ADDR1_EN_Pos 25 ÿLR10_RX_ADDR1_EN_Msk (0x1ul<<R0F_RX_ADDR1_EN_Pos) MR10_RX_ADDR0_EN_Pos 24 MR10_RX_ADDR0_EN_Msk (0x1ul<<R0F_RX_ADDR0_EN_Pos) MR10_RX_ADDR7_M8B_Pos 16 MR10_RX_ADDR7_M8B_Msk (0xFFul<<R0F_RX_ADDR3_M8B_Pos) MR10_RX_ADDR6_M8B_Pos 8
MR10_RX_ADDR6_M8B_Msk (0xFFul<<R0F_RX_ADDR2_M8B_Pos) MR10_RX_ADDR5_M8B_Pos 0 MR10_RX_ADDR5_M8B_Msk (0xFFul<<R0F_RX_ADDR1_M8B_Pos) MR11_CFG_NRF_PRE_SEL_Pos 25 MR11_CFG_NRF_PRE_SEL_Msk (0x1ul<<R11_CFG_NRF_PRE_SEL_Pos) MR11_CFG_RX_DATA_REV_EN_Pos 24 MR11_CFG_RX_DATA_REV_EN_Msk (0x1ul<<R11_CFG_RX_DATA_REV_EN_Pos) MR11_CFG_PRE_SYNC_12B_EN_Pos 23 MR11_CFG_PRE_SYNC_12B_EN_Msk (0x1ul<<R11_CFG_PRE_SYNC_12B_EN_Pos) MR11_CFG_PRE_SYNC_8B_EN_Pos 22 MR11_CFG_PRE_SYNC_8B_EN_Msk (0x1ul<<R11_CFG_PRE_SYNC_8B_EN_Pos) MR11_CFG_PRE_SYNC_4B_EN_Pos 21 MR11_CFG_PRE_SYNC_4B_EN_Msk (0x1ul<<R11_CFG_PRE_SYNC_4B_EN_Pos) MR11_CFG_PRE_SYNC_EN_Pos 20 MR11_CFG_PRE_SYNC_EN_Msk (0x1ul<<R11_CFG_PRE_SYNC_EN_Pos) MR11_CFG_250K_MODE_EN_Pos 19 MR11_CFG_250K_MODE_EN_Msk (0x1ul<<R11_CFG_250K_MODE_EN_Pos) MR11_CFG_B250K_PRE_SEL_Pos 18 MR11_CFG_B250K_PRE_SEL_Msk (0x1ul<<R11_CFG_B250K_PRE_SEL_Pos) MR11_CFG_LQI_EN_Pos 17 MR11_CFG_LQI_EN_Msk (0x1ul<<R11_CFG_LQI_EN_Pos) MR11_CFG_RX_PID_MANUAL_Pos 15 MR11_CFG_RX_PID_MANUAL_Msk (0x3ul<<R11_CFG_RX_PID_MANUAL_Pos) MR11_CFG_TX_PID_MANUAL_Pos 13 MR11_CFG_TX_PID_MANUAL_Msk (0x3ul<<R11_CFG_TX_PID_MANUAL_Pos) ¡MR11_CFG_PREAM_2BYTE_EN_Pos 12 ¢MR11_CFG_PREAM_2BYTE_EN_Msk (0x1ul<<R11_CFG_PREAM_2BYTE_EN_Pos) £MR11_CFG_B250K_INVERT_EN_Pos 11 ¤MR11_CFG_B250K_INVERT_EN_Msk (0x1ul<<R11_CFG_B250K_INVERT_EN_Pos) ¥MR11_CFG_B250K_SCR_INIT_VALUE_Pos 9 ¦MR11_CFG_B250K_SCR_INIT_VALUE_Msk (0x3ul<<R11_CFG_B250K_SCR_INIT_VALUE_Pos) §MR11_CFG_B250K_PREAM_Pos 6 ¨MR11_CFG_B250K_PREAM_Msk (0x7ul<<R11_CFG_B250K_PREAM_Pos) ©MR11_CFG_B250K_MODE_Pos 5 ªMR11_CFG_B250K_MODE_Msk (0x1ul<<R11_CFG_B250K_MODE_Pos) «MR11_CFG_ADDR_ERR_THR_Pos 2 ¬MR11_CFG_ADDR_ERR_THR_Msk (0x7ul<<R11_CFG_ADDR_ERR_THR_Pos) MR11_CFG_PID_MANUAL_EN_Pos 1 ®MR11_CFG_PID_MANUAL_EN_Msk (0x1ul<<R11_CFG_PID_MANUAL_EN_Pos) ¯MR11_CFG_ADDR_SCR_DIS_Pos 0 °MR11_CFG_ADDR_SCR_DIS_Msk (0x1ul<<R11_CFG_ADDR_SCR_DIS_Pos) ºMCR_BASE (0x00400000Ul) »MSRAM_BASE (0x20000000UL) ½MAHB1_PERIPH_BASE (0x40000000UL) ÀMAPB1_PERIPH_BASE (0x40000000UL) ÁMAPB2_PERIPH_BASE (0x40010000UL) ÃMBLE_PERIPH_BASE (0x50020000UL) ÈMI2C0_BASE (APB1_PERIPH_BASE + 0x00000000UL) ÉMSPI0_BASE (APB1_PERIPH_BASE + 0x00001000UL) ÊMUART0_BASE (APB1_PERIPH_BASE + 0x00003000UL) ËMPWM_BASE (APB1_PERIPH_BASE + 0x00004000UL) ÌMADC_BASE (APB1_PERIPH_BASE + 0x00005000UL) ÍMWDT_BASE (APB1_PERIPH_BASE + 0x00006000UL) ÎMWWDT_BASE (APB1_PERIPH_BASE + 0x00007000UL) ÏMTIMER0_BASE (APB1_PERIPH_BASE + 0x00008000UL) ÓMSPI1_BASE (APB2_PERIPH_BASE + 0x00001000UL) ÔMUART1_BASE (APB2_PERIPH_BASE + 0x00003000UL) ÕMTIMER1_BASE (APB2_PERIPH_BASE + 0x00004000UL) ÖMTIMER2_BASE (APB2_PERIPH_BASE + 0x00005000UL) ×MTRIM_BASE (APB2_PERIPH_BASE + 0x00006000UL) ÜMGPIO_BASE (AHB1_PERIPH_BASE + 0x00020000UL) ÝMP0_BASE (GPIO_BASE + 0x00000000UL) ÞMP1_BASE (GPIO_BASE + 0x00000040UL) ßMP2_BASE (GPIO_BASE + 0x00000080UL) àMP3_BASE (GPIO_BASE + 0x000000C0UL) áMGPIO_DBNCECON_BASE (GPIO_BASE + 0x00000180UL) âMGPIOBIT0_BASE (GPIO_BASE + 0x00000200UL) ãMGPIOBIT1_BASE (GPIO_BASE + 0x00000220UL) äMGPIOBIT2_BASE (GPIO_BASE + 0x00000240UL) åMGPIOBIT3_BASE (GPIO_BASE + 0x00000260UL) çMSYS_BASE (AHB1_PERIPH_BASE + 0x00030000UL) èMCLK_BASE (AHB1_PERIPH_BASE + 0x00040000UL) éMFLCTL_BASE (AHB1_PERIPH_BASE + 0x00050000UL) êMFLCTL_BASE1 (AHB1_PERIPH_BASE + 0x00050400UL) ëMDMA_BASE (AHB1_PERIPH_BASE + 0x00060000UL) ìMANA_BASE (AHB1_PERIPH_BASE + 0x00070000UL) íMEFUSE_BASE (AHB1_PERIPH_BASE + 0x00080000UL) îMUSB_BASE (AHB1_PERIPH_BASE + 0x000A0000UL) ïMUSBDMA_BASE (AHB1_PERIPH_BASE + 0x000A0200UL) òMPRI_RF_BASE (BLE_PERIPH_BASE + 0X00000400UL) öMCR ((CR_T *) CR_BASE) ùMI2C0 ((I2C_T *) I2C0_BASE ) úMSPI0 ((SPI_T *) SPI0_BASE ) ûMUART0 ((UART_T *) UART0_BASE ) üMPWM ((PWM_T *) PWM_BASE ) ýMADC ((ADC_T *) ADC_BASE ) þMWDT ((WDT_T *) WDT_BASE ) ÿMWWDT ((WWDT_T *) WWDT_BASE ) NTIMER0 ((TIMER_T *) TIMER0_BASE ) NSPI1 ((SPI_T *) SPI1_BASE )
NUART1 ((UART_T *) UART1_BASE ) NTIMER1 ((TIMER_T *) TIMER1_BASE ) NTIMER2 ((TIMER_T *) TIMER2_BASE ) NTRIM ((TRIM_T *) TRIM_BASE ) NGPIO ((GPIO_T *) GPIO_BASE ) NP0 ((GPIO_T *) P0_BASE ) NP1 ((GPIO_T *) P1_BASE ) NP2 ((GPIO_T *) P2_BASE ) NP3 ((GPIO_T *) P3_BASE ) NGPIO_DB ((GPIO_DB_T *) GPIO_DBNCECON_BASE) NSYS ((SYS_T *) SYS_BASE ) NCLK ((CLK_T *) CLK_BASE ) NFLCTL ((FLCTL_T *) FLCTL_BASE ) NFLCTL_BUFF ((FLCTL_W_BUFF_T *)FLCTL_BASE1 ) NDMA ((DMA_T *) DMA_BASE ) NANA ((ANA_T *) ANA_BASE ) NEFUSE ((EFUSE_T *) EFUSE_BASE ) NUSB ((USB_T *) USB_BASE ) NUSBDMA ((USBDMA_T *) USBDMA_BASE ) NPRI_RF ((PRI_RF_T *) PRI_RF_BASE ) ¶NTRUE (1) ºNFALSE (0) ¾NBIT0 (0x00000001UL) ¿NBIT1 (0x00000002UL) ÀNBIT2 (0x00000004UL) ÁNBIT3 (0x00000008UL) ÂNBIT4 (0x00000010UL) ÃNBIT5 (0x00000020UL) ÄNBIT6 (0x00000040UL) ÅNBIT7 (0x00000080UL) ÆNBIT8 (0x00000100UL) ÇNBIT9 (0x00000200UL) ÈNBIT10 (0x00000400UL) ÉNBIT11 (0x00000800UL) ÊNBIT12 (0x00001000UL) ËNBIT13 (0x00002000UL) ÌNBIT14 (0x00004000UL) ÍNBIT15 (0x00008000UL) ÎNBIT16 (0x00010000UL) ÏNBIT17 (0x00020000UL) ÐNBIT18 (0x00040000UL) ÑNBIT19 (0x00080000UL) ÒNBIT20 (0x00100000UL) ÓNBIT21 (0x00200000UL) ÔNBIT22 (0x00400000UL) ÕNBIT23 (0x00800000UL) ÖNBIT24 (0x01000000UL) ×NBIT25 (0x02000000UL) ØNBIT26 (0x04000000UL) ÙNBIT27 (0x08000000UL) ÚNBIT28 (0x10000000UL) ÛNBIT29 (0x20000000UL) ÜNBIT30 (0x40000000UL) ÝNBIT31 (0x80000000UL) àNBIT(x) (0x1UL << (x)) äNBYTE0_Msk (0x000000FF) åNBYTE1_Msk (0x0000FF00) æNBYTE2_Msk (0x00FF0000) çNBYTE3_Msk (0xFF000000) éNGET_BYTE0(u32Param) ((u32Param & BYTE0_Msk) ) êNGET_BYTE1(u32Param) ((u32Param & BYTE1_Msk) >> 8) ëNGET_BYTE2(u32Param) ((u32Param & BYTE2_Msk) >> 16) ìNGET_BYTE3(u32Param) ((u32Param & BYTE3_Msk) >> 24) ïNSET_BIT(REG,BIT) ((REG) |= (BIT)) ñNCLEAR_BIT(REG,BIT) ((REG) &= ~(BIT)) óNREAD_BIT(REG,BIT) ((REG) & (BIT)) õNCLEAR_REG(REG) ((REG) = (0x0)) ÷NWRITE_REG(REG,VAL) ((REG) = (VAL)) ùNREAD_REG(REG) ((REG)) ûNMODIFY_REG(REG,CLEARMASK,SETMASK) WRITE_REG((REG), (((READ_REG(REG)) & (~(CLEARMASK))) | (SETMASK))) Oassert_param(expr) ((void)0) OFREQ_RCL 32000 OFREQ_XTL 32768 ONVIC_SystemReset ¤O ¥O
|
¦O §O ¨O ©OªO«O¬OO®O¯O°O±O²O³O´OµO¶O·O ì á ..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\device\Include\ C:\Keil_v5\ARM\ARMCC\Bin\..\include\ ..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\cmsis\include\ ..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\peripheral\inc\ ..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\radio\prf_lib\include\ PanSeries.h stdio.h stdlib.h stdint.h string.h core_cm0.h system_PanSeries.h stdbool.h pan_sys_log.h pan_sys.h pan_clk.h pan_adc.h pan_fmc.h pan_dmac.h pan_gpio.h pan_spi.h pan_uart.h pan_i2c.h pan_timer.h pan_pwm.h pan_wdt.h pan_wwdt.h pan_lp.h pan_efuse.h pan_pri_rf.h pan_clktrim.h pan_power.h pan_hal.h Ð
|
..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\device\Include\PanSeries.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git-ble\BLE_PAN1070\01_SDK\nimble\samples\bluetooth\ble_central_periph_ota\keil_107x IRQn NonMaskableInt_IRQn rHardFault_IRQn sSVCall_IRQn {PendSV_IRQn ~SysTick_IRQn I2C0_IRQn SPI0_IRQn UART0_IRQn PWM_IRQn ADC_IRQn WDT_IRQn WWDT_IRQn TMR0_IRQn SPI1_IRQn
|
LL_IRQn UART1_IRQn TMR1_IRQn TMR2_IRQn GPIO0_IRQn GPIO1_IRQn GPIO2_IRQn GPIO3_IRQn USBDMA_IRQn USB_IRQn TRIM_IRQn DMA_IRQn BOD_IRQn SLPTMR_IRQn LP_IRQn PIRQn_Type ?©RESET SET PFlagStatus W(PITStatus W4åDISABLE ENABLE PFunctionalState ËY/*ð$ CTL p# CMP p# INTSTS p# CNT |# CAP |# EXTCTL p# EINTSTS p# CMP1 p# CMP2 p# tY Y tvPTIMER_T ü±* TRIM_EN p# TRIM_CODE p# TRIM_CTRL p# TRIM_INT p# TRIM_CAL_CNT p# TRIM_IDEAL_CNT p# TRIM_REAL_CNT |# PTRIM_T ¤* $ MODE p# DINOFF p# DOUT p# DATMSK p# PIN p# DBEN p# INTTYPE p# INTEN p# INTSRC p# PGPIO_T $*¿ DBCTL p# PGPIO_DB_T ¯*Ï p DAT |# é | RESERVED0 à# CTL p# CHEN p#$ CMP0 p#( CMP1 p#, STATUS p#0À
|
| RESERVED1 7#4 TRGDLY p#D EXTSMPT p#H SEQCTL p#L SEQDAT1 |#P SEQDAT2 |#T CTL2 p#X¯ | RESERVED2 ¦#\ BV_CTL p#l PADC_T ÑÀ *æ P P0_MFP p# P1_MFP p# P2_MFP p# P3_MFP p# ¢ p RESV # REGLCTL p#@ STATUS p#D CTRL0 p#H CTRL1 p#L PSYS_T Ý£ *< RSTSTS p# IPRST0 p# IPRST1 p# BODCTL_3V p# BLDBCTL_3V p# CLK_TOP_CTRL_3V p# RCL_CTRL_3V p# RCH_CTRL p# XTL_CTRL_3V p# XTH_CTRL p#$ DPLL_CTRL p#( AHB_CLK_CTRL p#, APB1_CLK_CTRL p#0 APB2_CLK_CTRL p#4 MEAS_CLK_CTRL p#8 PCLK_T tò *³ CTL p# ALTCTL p# PWDT_T ì#*ø RLDCNT p# CTL p# STATUS p# CNT |# PWWDT_T Á%*ó CLKPSC p# CLKDIV p# CTL p# PERIOD0 p# PERIOD1 p# PERIOD2 p# PERIOD3 p# PERIOD4 p# PERIOD5 p# PERIOD6 p#$ PERIOD7 p#( CMPDAT0 p#, CMPDAT1 p#0 CMPDAT2 p#4 CMPDAT3 p#8 CMPDAT4 p#< CMPDAT5 p#@ CMPDAT6 p#D CMPDAT7 p#H CTL2 p#L FLAG p#P INTEN p#T INTSTS p#X POEN p#\ë| RESERVED0 b #` DTCTL p#d ADCTCTL0 p#h ADCTCTL1 p#l ADCTSTS0 p#p ADCTSTS1 p#tÒ| RESERVED1 É #x PCACTL p# PPWM_T ².*$ X_FL_CTL p# X_FL_TRIG # X_FL_CONFIG # X_FL_WD 9
|
# X_FL_X_MODE p# X_FL_X2_CMD # X_FL_X4_CMD # X_FL_DP_CMD # X_FL_RDP_CMD # X_FL_REMAP_ADDR p# X_FL_DP_CTL p# X_FL_IRQ_CTL p# X_FL_SUS_RESU_CMD p# t: PFLCTL_T
|
ë8*® ÿ X_FL_BUFFER $ # PFLCTL_W_BUFF_T ð8* X_CACHE_EN p# X_RESVR p# X_CACHE_INI p# PCR_T Y ×9*( CR0 p# CR1 p# DR p# SR p# CPSR p# IMSC p# RIS p# MIS p# ICR p# DMACR p#$ PSPI_T ë9*ëÐ RBR_THR_DLL p# IER_DLH p# IIR_FCR p# LCR p# MCR p# LSR p# MSR p# SCR p# LPDLL p# LPDLH p#$²| RESERVED0 © #( USR p#| TFL p# RFL p#ï| RESERVED1 æ # HTX p#¤ DMASA p#¨¤| RESERVED2 #¬ DLF p#À RAR p#Ä TAR p#È LCR_EXT p#Ì PUART_T " >*Ï X SAR_L p# SAR_H p# DAR_L p# DAR_H p# »p RESERVED0 ² # CTL_L p# CTL_H p# ïp RESERVED1 æ # CFG_L p#@ CFG_H p#D SGR_L p#H SGR_H p#L DSR_L p#P DSR_H p#T *Ó$¨Ý z CH T# RAW_TFR_L p#À RAW_TFR_H p#Ä RAW_BLOCK_L p#È RAW_BLOCK_H p#Ì RAW_SRCTRAN_L p#Ð RAW_SRCTRAN_H p#Ô RAW_DSTTRAN_L p#Ø RAW_DSTTRAN_H p#Ü RAW_ERR_L p#à RAW_ERR_H p#ä STATUS_TFR_L p#è STATUS_TFR_H p#ì STATUS_BLOCK_L p#ð STATUS_BLOCK_H p#ô STATUS_SRCTRAN_L p#ø STATUS_SRCTRAN_H p#ü STATUS_DSTTRAN_L p# STATUS_DSTTRAN_H p# STATUS_ERR_L p# STATUS_ERR_H p# MSK_TFR_L p# MSK_TFR_H p# MSK_BLOCK_L p# MSK_BLOCK_H p# MSK_SRCTRAN_L p# MSK_SRCTRAN_H p#¤ MSK_DSTTRAN_L p#¨ MSK_DSTTRAN_H p#¬ MSK_ERR_L p#° MSK_ERR_H p#´ CLEAR_TFR_L p#¸ CLEAR_TFR_H p#¼ CLEAR_BLOCK_L p#À CLEAR_BLOCK_H p#Ä CLEAR_SRCTRAN_L p#È CLEAR_SRCTRAN_H p#Ì CLEAR_DSTTRAN_L p#Ð CLEAR_DSTTRAN_H p#Ô CLEAR_ERR_L p#Ø CLEAR_ERR_H p#Ü STATUS_INT_L p#à STATUS_INT_H p#äì#p RESERVED3 ã#è DMA_CFG_REG_L p# DMA_CFG_REG_H p# CH_EN_REG_L p# CH_EN_REG_H p#¤ PDMA_T OËA*Ú*¬ CON p# TAR p# SAR p# HS_MADDR p# DATACMD p# SS_SCL_HCNT p# SS_SCL_LCNT p# FS_SCL_HCNT p# FS_SCL_LCNT p# HS_SCL_HCNT p#$ HS_SCL_LCNT p#( INTR_STAT p#, INTR_MASK p#0 RAW_INTR_STAT p#4 RX_TL p#8 TX_TL p#< CLR_INTR p#@ CLR_RX_UND p#D CLR_RX_OVR p#H CLR_TX_OVR p#L CLR_RD_REQ p#P CLR_TX_ABRT p#T CLR_RX_DONE p#X CLR_ACTIVITY p#\ CLR_STOP_DET p#` CLR_START_DET p#d CLR_GEN_CALL p#h IC_ENABLE p#l STATUS p#p TXFLR p#t RXFLR p#x SDA_HOLD p#| TX_ABRT_SRC p# SLV_DATA_NACK p# DMA_CR p# DMA_TDLR p# DMA_RDLR p# SDA_SETUP p# ACK_GENERAL_CALL p# ENABLE_STATUS p# FS_SPKLEN p# HS_SPKLEN p#¤ CLR_RESTART_DET p#¨ PI2C_T aC*å.d LP_REG_SYNC p# LP_FL_CTRL_3V p# LP_SPACING_TIME0 p# LP_SPACING_TIME1 p# LP_SPACING_TIME2 p# LP_SLPTMR |# LP_INT_CTRL p# LP_DLY_CTRL_3V p# LP_PTAT_POLY p# LP_HP_LDO p#$ LP_LP_LDO_3V p#( LP_ANA_LDO p#, LP_FSYN_LDO p#0 LP_SW p#4 LP_BUCK_3V p#8 ANA_ADC_LDO p#< ANA_RFFE_LDO p#@ ANA_VCO_LDO p#D ANA_DFT p#H ANA_MISC_3V p#L ANA_RESERVED_3V p#P ACT_32K_CTRL p#T ACT_32K_BASECORR p#X CPU_ADDR_REMAP_CTRL p#\ RCL_HW_CAL_CTRL p#` PANA_T hE*2| EF_CTL p# EF_ADDR p# EF_DAT p# EF_RSV0 p# EF_VDD p# EF_RSV1 p# EF_CMD p# EF_TRG p# EF_PROG_TIMING1 p# EF_PROG_TIMING2 p#$ EF_PROG_TIMING3 p#( EF_READ_TIMING4 p#, EF_READ_TIMING5 p#0æ0p EF_RSV2 ]#4 EF_OP_ERROR p#d EF_VERIFY_DEBUG1 p#h EF_VERIFY_DEBUG2 p#l EF_VERIFY_DEBUG3 p#p EF_VERIFY_DEBUG4 p#t EF_FLASH_PERMISSION p#x PEFUSE_T sÎG*¥6- FADDR # POWER # INT_IN1 # INT_IN2 # INT_OUT1 # INT_OUT2 # INT_USB # INT_IN1E # INT_IN2E # INT_OUT1E # INT_OUT2E #
|
INT_USBE # FRAME1 # FRAME2 # INDEX # REV # MAX_PKT_IN # CSR0_INCSR1 # IN_CSR2 # MAX_PKT_OUT # OUT_CSR1 # OUT_CSR2 # OUT_COUNT1 # OUT_COUNT2 #5 REV0 # FIFO_EP0 # ¾5 REV1 µ#! FIFO_EP1 #$ã5 REV2 Ú#% FIFO_EP2 #(6 REV3 ÿ#) FIFO_EP3 #, PUSB_T I*ð6 DMA_INTR p# CNTL1 p# ADDR1 p# COUNT1 p# PUSBDMA_T 3I*§? revs0 p# FSM5 p# FSM6 p# FSM13 p# FSM14 p# FSM15 p# FSM16 p# FSM17 p# FSM18 p# FSM19 p#$ PHY1 p#( PHY2 p#, PHY3 p#0 PHY4 p#4 PHY5 p#8Ë8p revs1 B #< INTR1 p#D INTCLR p#H INTMSK p#L INTR4 p#P revs2 p#T ACTTMR1 p#X ACTTMR2 p#\ ACTTMR6 p#` ACTTMR7 p#d revs3 p#h SECURE1 p#l SECURE2 p#p SECURE3 p#t SECURE4 p#x SECURE5 p#| SECURE6 p# SECURE7 p# SECURE8 p# SECURE9 p# SECURE10 p# revs4 p# TEST_MUX00 p# RNG1 p# RNG2 p# revs5 p#¤ LL_MAC_CTRL p#¨ TEST_MUX01 p#¬ TEST_MUX02 p#° TEST_MUX03 p#´<p revs6 #¸ R00_CTL p#À R01_INT p#Ä R02_TMR_CTL p#È R03_RX_ADDR_L p#Ì R04_RX_CTL p#Ð R05_TX_ADDR_L p#Ô R06_TX_CTL p#Ø R07_SRAM_CTL p#Ü R08_RX_ADDR1_L p#à R09_RX_ADDR2_L p#ä R0A_RX_ADDR3_L p#è R0B_RX_ADDR4_L p#ì R0C_RX_ADDR5_L p#ð R0D_RX_ADDR6_L p#ô R0E_RX_ADDR7_L p#ø R0F_RX_ADDR_H p#ü R10_RX_ADDR_EN p# R11_CFG p# PPRI_RF_T ÝI<Ò?O'NVIC_SystemReset Ä Å Æ __PAN_PRI_RF_H__ PRI_RF_MODE_SEL_TX (0) !PRI_RF_MODE_SEL_RX (1) "PRI_RF_MODE_SEL_TRX (2) (PRI_RF_ADDR_BYTE_LEN_2 (0) )PRI_RF_ADDR_BYTE_LEN_3 (1) *PRI_RF_ADDR_BYTE_LEN_4 (2) +PRI_RF_ADDR_BYTE_LEN_5 (3) 1PRI_RF_CHIP_MODE_INVALID (0) 2PRI_RF_CHIP_MODE_BLE (1) 3PRI_RF_CHIP_MODE_297 (2) 4PRI_RF_CHIP_MODE_NORDIC (3) :REG_FILE_OFST 0x0000 ;SEQ_RAM_OFST 0x1000 <LIST_RAM_OFST 0x8000 =TX_RX_RAM_OFST 0x8200 >CTE_IQ_RAM_OFST 0xB7FC GLLHWC_READ32_REG(base_addr,reg_ofst) (*(volatile uint32_t *)((0x50020000) + (base_addr) + (reg_ofst))) PLLHWC_WRITE32_REG(base_addr,reg_ofst,data) (*(volatile uint32_t *)(((0x50020000) + (base_addr) + (reg_ofst))) = (data)) XREAD_4_BYTES(pckt,pos) (((uint32_t) (pckt)[pos]) | (((uint32_t) (pckt)[pos + 1]) << 8) | (((uint32_t) (pckt)[pos + 2]) << 16) | (((uint32_t) (pckt)[pos + 3]) << 24)) ePRI_RF_WRITE_REG_VALUE(base,Reg,Func,Value) (base->Reg = (base->Reg & ~(Reg ## _ ## Func ## _Msk)) | ((Value << Reg ## _ ## Func ## _Pos) & Reg ## _ ## Func ## _Msk)) nPRI_RF_READ_REG_VALUE(base,Reg,Func) ((base->Reg & (Reg ## _ ## Func ## _Msk)) >> Reg ## _ ## Func ## _Pos) xPRI_RF_SET_FUNC_ENABLE(base,Reg,Func,State) ((State == ENABLE) ? (base->Reg |= Reg ## _ ## Func ## _Msk) : (base->Reg &= ~Reg ## _ ## Func ## _Msk)) Ð Ç ..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\radio\prf_lib\include\ ..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\device\Include\ pan_pri_rf.h PanSeries.h d
|
..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\radio\prf_lib\include\pan_pri_rf.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git-ble\BLE_PAN1070\01_SDK\nimble\samples\bluetooth\ble_central_periph_ota\keil_107x _Bool ;ÒÒPRI_RF_IntFlag $·rf $Y msk a__result <ÝPRI_RF_ForceExitRx $·rf $å NewState <ºèPRI_RF_SetTrxTransWaitTime $·rf $I time <ûõPRI_RF_EnableRxPipeAdr $·rf $I pipe $å NewState <ªÿPRI_RF_SetRxGoon $·rf $: en_flag <ÝPRI_RF_SetAddrMatchBit $·rf $: value <PRI_RF_SetPayloadEndian $·rf $: endian <ÈPRI_RF_MultiPreamble $·rf $: pre_length <ôPRI_RF_StopRx $·rf $: en_flag <PRI_RF_RandomNumGenInit $·rf <ÆPRI_RF_RandomNumGenReinit $·rf ;ÿ£PRI_RF_GetRandomNum Y $·rf a__result Y <·PRI_RF_AutoAnlsPayloadEn $·rf $å NewState "§ <îPRI_RF_CrcCheckEn $·rf $å NewState < PRI_RF_Crc16Select $·rf $å NewState <Ð PRI_RF_ScambleEn $·rf $å NewState < «PRI_RF_NordicEnhanceEn $·rf $å NewState ; ´PRI_RF_IsNordicEnhance : $·rf a__result : <ò ¾PRI_RF_EnhanceEn $·rf $å NewState ;¨
|
ÇPRI_RF_IsEnhance : $·rf a__result : <Ý
|
ÑPRI_RF_BandWidth2mSel $·rf $å NewState < àPRI_RF_ChipModeSel $·rf $: modeSel ;Æ éPRI_RF_GetChipMode : $·rf a__result : <ô ôPRI_RF_RxAckEn $·rf $å NewState ;ª ýPRI_RF_IsRxAckEn : $·rf a__result : <Ú PRI_RF_TxNoAckEn $·rf $å NewState ; PRI_RF_IsTxNoAckEn : $·rf a__result : <à PRI_RF_TrxFuncSel $·rf $å NewState ;÷ §PRI_RF_IsRxSel : $·rf a__result : <«±PRI_RF_ClearAllIrqEn $·rf $å NewState <ãÂPRI_RF_IntMask $·rf $Y msk $å NewState È É Ê _PAN_CLKTRIM_H_ t k ..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\device\Include\ pan_clktrim.h 4
|
..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\device\Include\pan_clktrim.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git-ble\BLE_PAN1070\01_SDK\nimble\samples\bluetooth\ble_central_periph_ota\keil_107x _Bool ;ÖKTRIM_IsIntStatusOccured $Àtrim $Y msk a__result <bTRIM_ClearIntStatusMsk $Àtrim $Y msk <·mTRIM_EnableInt $Àtrim $å NewState <ðxTRIM_SetRelationIncrease $Àtrim $å NewState <«TRIM_SetEarlyTerminatinEn $Àtrim $å NewState <ÛTRIM_SetCoarseCode $Àtrim $Y code ;TRIM_GetCoarseCode Y $Àtrim a__result Y <äTRIM_SetFineCode $Àtrim $Y code ;ûTRIM_GetFineCode Y $Àtrim a__result Y <ª¸TRIM_SetBitWidth $Àtrim $Y width ;â¼TRIM_GetBitWidth Y $Àtrim a__result Y <ÊTRIM_StartTuning $Àtrim $Y function <À TRIM_SetIdealCnt $Àtrim $Y cnt " ;ý)TRIM_GetIdealCnt Y $Àtrim a__result Y ;³3TRIM_GetRealCnt Y $Àtrim a__result Y Ì Í Î PAN_POWER__H_ x ..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\device\Include\ pan_power.h PanSeries.h |
|
..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\device\Include\pan_power.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git-ble\BLE_PAN1070\01_SDK\nimble\samples\bluetooth\ble_central_periph_ota\keil_107x *é buck_out_trim : # lph_ldo_vref_trim : # lpl_ldo_trim : # hp_ldo_trim : # Ppower_param_t Ð Ñ Ò
|
__PAN_HAL_DEF_H__ ÿ ..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\peripheral\inc\ C:\Keil_v5\ARM\ARMCC\Bin\..\include\ ..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\device\Include\ pan_hal_def.h stdbool.h stdint.h PanSeries.h H
|
..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\peripheral\inc\pan_hal_def.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git-ble\BLE_PAN1070\01_SDK\nimble\samples\bluetooth\ble_central_periph_ota\keil_107x O%: " PDMAC_CallbackFunc ´UART_CB_FLAG_TX_FINISH UART_CB_FLAG_RX_FINISH UART_CB_FLAG_RX_TIMEOUT UART_CB_FLAG_RX_BUFFFULL UART_CB_FLAG_DMA PUART_Cb_Flag_Opt 0øI2C_CB_FLAG_STOP I2C_CB_FLAG_DMA # PI2C_Cb_Flag_Opt Ì §ADC_CB_FLAG_DMA B PADC_Cb_Flag_Opt "éSPI_CB_FLAG_INT SPI_CB_FLAG_DMA # PSPI_CbFlagOpt >'O%´%%I ": "~PUART_CallbackFunc )OÅ%ø%%I "³PI2C_CallbackFunc Å*Oó%i%ó%I "I "áPSPI_CallbackFunc ù+O§%'%'%I "Y "PADC_CallbackFunc -, Ô Õ Ö ×
|
__PAN_HAL_GPIO_H__ GPIO_P0_PIN_NUM 8 GPIO_P1_PIN_NUM 8 GPIO_P2_PIN_NUM 8 GPIO_P3_PIN_NUM 2 GPIO_INTEN_MASK_BASE 0x00010001UL GPIO_INTTYPE_MASK_BASE 0x00000001UL } ..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\peripheral\inc\ pan_hal_gpio.h pan_hal_def.h ü
|
..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\peripheral\inc\pan_hal_gpio.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git-ble\BLE_PAN1070\01_SDK\nimble\samples\bluetooth\ble_central_periph_ota\keil_107x ßP0_0 P0_1 P0_2 P0_3 P0_4 P0_5 P0_6 P0_7 P1_0 P1_1 P1_2 P1_3 P1_4 P1_5 P1_6 P1_7 P2_0 P2_1 !P2_2 "P2_3 #P2_4 $P2_5 %P2_6 &P2_7 'P3_0 0P3_1 1 PHAL_GPIO_PinId
|
9¢HAL_GPIO_MODE_INPUT_DIGITAL HAL_GPIO_MODE_INPUT_ANALOG HAL_GPIO_MODE_OUTPUT_PUSHPULL HAL_GPIO_MODE_OUTPUT_OPENDRAIN HAL_GPIO_MODE_QUASI_BIDIRECTIONAL PHAL_GPIO_Mode õEÿHAL_GPIO_PULL_DISABLE HAL_GPIO_PULL_UP HAL_GPIO_PULL_DOWN PHAL_GPIO_Pull ·OÆHAL_GPIO_LEVEL_LOW HAL_GPIO_LEVEL_HIGH PHAL_GPIO_Level X÷HAL_GPIO_INT_RISING HAL_GPIO_INT_FALLING HAL_GPIO_INT_BOTH_EDGE HAL_GPIO_INT_HIGH HAL_GPIO_INT_LOW HAL_GPIO_INT_DISABLE PHAL_GPIO_IntMode \eO%÷ "PHAL_GPIO_CallbackFunc j*â mode ¢# pull ÿ# level F# PHAL_GPIO_InitTypeDef 8}*¸ intMode ÷# callbackFunc # debounce å # PHAL_GPIO_IntInitTypeDef ~á qHAL_GPIO_CallbackArray Ø ) á HAL_GPIO_CallbackArray Ù Ú Û Ü
|
__PAN_HAL_UART_H__ ÆPAN_HAL_UART_INST_COUNT 2 ÇUART0_OBJ UART_Handle_Array[0] ÈUART1_OBJ UART_Handle_Array[1] } ..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\peripheral\inc\ pan_hal_uart.h pan_hal_def.h t
|
|
..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\peripheral\inc\pan_hal_uart.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git-ble\BLE_PAN1070\01_SDK\nimble\samples\bluetooth\ble_central_periph_ota\keil_107x _Bool t
|
PHAL_UART_EventOpt x PHAL_UART_IntModeOpt c(PHAL_UART_TxTrigOpt 0PHAL_UART_RxTrigOpt 8PHAL_UART_DmaDirOpt >PHAL_UART_FormatOpt 4pPHAL_UART_HandleTypeDef )(PHAL_UART_CallbackFunc Ó PHAL_UART_InitTypeDef × PHAL_UART_IntTypeDef ü ¥)Ë_HAL_UART_HandleTypeDef 4 pUartx K# initObj ð# interruptObj # pTxBuffPtr Í # txXferSize I # txXferCount Q# pRxBuffPtr Í # rxXferSize I #$ rxXferCount Q#& isTxBusy #( isRxBusy #) txDmaCh : #* rxDmaCh : #+ dmaSrc Y #, dmaDst Y #0 "k tI à³ qUART_Handle_Array WãHAL_UART_EVT_TX_FINISH HAL_UART_EVT_RX_FINISH HAL_UART_EVT_CONTI_RX_TIMEOUT HAL_UART_EVT_CONTI_RX_BUFF_FULL HAL_UART_EVT_RX_ERR_PARITY HAL_UART_EVT_RX_ERR_FRAME HAL_UART_EVT_RX_ERR_OVERRUN HAL_UART_EVT_MAX
|
HAL_UART_INT_RECV_DATA_AVL HAL_UART_INT_THR_EMPTY HAL_UART_INT_LINE_STATUS HAL_UART_INT_MODEM_STATUS HAL_UART_INT_ALL HAL_UART_INT_DISABLE HAL_UART_TX_FIFO_EMPTY HAL_UART_TX_FIFO_TWO_CHARS HAL_UART_TX_FIFO_QUARTER_FULL HAL_UART_TX_FIFO_HALF_FULL HAL_UART_RX_FIFO_ONE_CHAR HAL_UART_RX_FIFO_QUARTER_FULL HAL_UART_RX_FIFO_HALF_FULL HAL_UART_RX_FIFO_TWO_LESS_THAN_FULL ´ HAL_UART_DMA_TX HAL_UART_DMA_RX ³HAL_UART_FMT_5_N_1 HAL_UART_FMT_5_N_1_5 HAL_UART_FMT_5_E_1 HAL_UART_FMT_5_E_1_5 HAL_UART_FMT_5_O_1 HAL_UART_FMT_5_O_1_5 HAL_UART_FMT_5_S_1 8HAL_UART_FMT_5_S_1_5 <HAL_UART_FMT_5_M_1 (HAL_UART_FMT_5_M_1_5 ,HAL_UART_FMT_6_N_1 HAL_UART_FMT_6_N_2 HAL_UART_FMT_6_E_1 HAL_UART_FMT_6_E_2 HAL_UART_FMT_6_O_1 HAL_UART_FMT_6_O_2 HAL_UART_FMT_6_S_1 9HAL_UART_FMT_6_S_2 =HAL_UART_FMT_6_M_1 )HAL_UART_FMT_6_M_2 -HAL_UART_FMT_7_N_1 HAL_UART_FMT_7_N_2 HAL_UART_FMT_7_E_1 HAL_UART_FMT_7_E_2 HAL_UART_FMT_7_O_1
|
HAL_UART_FMT_7_O_2 HAL_UART_FMT_7_S_1 :HAL_UART_FMT_7_S_2 >HAL_UART_FMT_7_M_1 *HAL_UART_FMT_7_M_2 .HAL_UART_FMT_8_N_1 HAL_UART_FMT_8_N_2 HAL_UART_FMT_8_E_1 HAL_UART_FMT_8_E_2 HAL_UART_FMT_8_O_1 HAL_UART_FMT_8_O_2 HAL_UART_FMT_8_S_1 ;HAL_UART_FMT_8_S_2 ?HAL_UART_FMT_8_M_1 +HAL_UART_FMT_8_M_2 / OÉ%É %%Í %I "³": "³ *ü baudRate Y # format # *ö txTrigLevel K# rxTrigLevel e# IRQn # IrqPriority : # continuousRxMode # callbackFunc Ò# $ x
|
` UART_Handle_Array Þ ß à á __PAN_HAL_DMAC_H__ ;DMAC_CHANNEL_NUMS 2 =DMAC_Channel_0 DMAC_Channel_Array[0] >DMAC_Channel_1 DMAC_Channel_Array[1] } ..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\peripheral\inc\ pan_hal_dmac.h pan_hal_def.h |
|
..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\peripheral\inc\pan_hal_dmac.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git-ble\BLE_PAN1070\01_SDK\nimble\samples\bluetooth\ble_central_periph_ota\keil_107x uvoid "
|
"Y PDMAC_Peri_Mode_Opt N PDMAC_HandleTypeDef 9×4 qDMAC_Channel_Array Nqdma_uart2mem_config 7 qdma_mem2uart_config 7 qdma_spi2mem_config 7 qdma_mem2spi_config 7 qdma_mem2i2c_config 7 qdma_i2c2mem_config 7 qdma_adc2mem_config 7 qdma_mem2i2c_u16_config 7 DMAC_Peri_UART DMAC_Peri_I2C DMAC_Peri_SPI DMAC_Peri_ADC *õ8 dma u# periph # ConfigTmp 7 # Callback # CallbackUart # CallbackI2c É # CallbackSpi ý #$ CallbackAdc 1 #( PeriMode #, pBuffPtr #0 XferSize I #4 XferCount I #6 "S ã W DMAC_Channel_Array p dma_uart2mem_config dma_mem2uart_config ¨ dma_spi2mem_config à dma_mem2spi_config Þ dma_mem2i2c_config ù dma_i2c2mem_config dma_adc2mem_config / dma_mem2i2c_u16_config ã ä å æ _PAN_HAL_SPI_H_ SPI_RX_BUF_SIZE 256 SPI_TX_BUF_SIZE 256 oSPI0_OBJ spiHandleArray[0] vSPI1_OBJ spiHandleArray[1] | ..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\peripheral\inc\ pan_hal_spi.h pan_hal_def.h
|
..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\peripheral\inc\pan_hal_spi.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git-ble\BLE_PAN1070\01_SDK\nimble\samples\bluetooth\ble_central_periph_ota\keil_107x * Mode Ê # PSPI_InterruptOptDef !BAUDRATE_100K BAUDRATE_500K ¡ BAUDRATE_1M @B BAUDRATE_2M BAUDRATE_5M @KL BAUDRATE_10M PSPI_BaudRate 7-*² role # dataSize B # clkPolarity # clkPhase ~ # baudrateDiv ¿
|
# format é # PSPI_InitOptDef Á;SPI_STAT_NULL SPI_STAT_RX SPI_STAT_TX SPI_STAT_RXTX PSPI_XferStatOpt HC*È4 pSpix È# initObj 2# xferStat #
|
interruptObj # pTxBuffPtr Î# txXferSize I # txXferCount Ô# pRxBuffPtr Î# rxXferSize I # rxXferCount Ô# IRQn # rxIntCallback ý # txIntCallback ý #$ dmaSrc Y #( dmaDst Y #, errorCode Ú#0 " "I tI tY PSPI_HandleTypeDef ¤aà qspiHandleArray ù ! spiHandleArray è é ê __PAN_HAL_I2C_H | ..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\peripheral\inc\ pan_hal_i2c.h pan_hal_def.h
|
..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\peripheral\inc\pan_hal_i2c.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git-ble\BLE_PAN1070\01_SDK\nimble\samples\bluetooth\ble_central_periph_ota\keil_107x ±I2C_ADDR_7BIT I2C_ADDR_10BIT PI2C_AddressMode_Opt öI2C_ROLE_MASTER !I2C_ROLE_SLAVE PI2C_Role_Opt L'ºI2C_DUTYCYCLE_16_9 @I2C_DUTYCYCLE_2 ÿ¿ PI2C_DutyCycle_Opt 2õI2C_DIR_TX I2C_DIR_RX PI2C_Direction_Opt Ó=ÀI2C_ACK_ADDR_7BIT @I2C_ACK_ADDR_10BIT À PI2C_AckAddr_Opt HÖI2C_SPEED_100K I2C_SPEED_200K @ I2C_SPEED_400K I2C_SPEED_500K ¡ I2C_SPEED_1M @B I2C_SPEED_2M PI2C_ClockSpeed_Opt WW*Ý ClockSpeed Ö# Role v# DutyCycle º# OwnAddress I # AckAddress @#
|
AddressMode 1# PI2C_Init_Opt ðoI2C_Tx_Dir I2C_Rx_Dir PI2C_Xfer_Dir_Opt qt*½ pass : # PI2C_Interrupt_Opt ªy*ð @ I2Cx ð# I2C_InitObj ]# InterruptObj ½# pTxBuffPtr ö# TxXferSize I # TxXferCount ü# pRxBuffPtr ö# RxXferSize I #$ RxXferCount ü#& IRQn #( RxIntCallback É #, TxIntCallback É #0 DMA_SRC Y #4 DMA_DST Y #8 StopFlag : #< "Z ": tI PI2C_HandleTypeDef Ö ì í î __PAN_HAL_WDT_H | ..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\peripheral\inc\ pan_hal_wdt.h pan_hal_def.h Ø
|
..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\peripheral\inc\pan_hal_wdt.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git-ble\BLE_PAN1070\01_SDK\nimble\samples\bluetooth\ble_central_periph_ota\keil_107x *ó Timeout _ # ResetDelay ð # ClockSource Y # ResetSwitch Y # WakeupSwitch Y # PWDT_Init_Opt !O "PWDT_CallbackFunc &*À CallbackFunc # PWDT_Interrupt_Opt §/ ð ñ ò __PAN_HAL_WWDT_H } ..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\peripheral\inc\ pan_hal_wwdt.h pan_hal_def.h °
|
..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\peripheral\inc\pan_hal_wwdt.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git-ble\BLE_PAN1070\01_SDK\nimble\samples\bluetooth\ble_central_periph_ota\keil_107x O "
|
PWWDT_CallbackFunc *ê Prescaler # ClockSource Y # CmpValue Y # PWWDT_Init_Opt +$* CallbackFunc # PWWDT_Interrupt_Opt - ô õ ö __PAN_HAL_PWM_H JHAL_PWM_PinConfiguration(port,bit,chId) (SYS->port ## _MFP = (SYS->port ## _MFP & ~SYS_MFP_ ## port ## bit ## _Msk) | SYS_MFP_ ## port ## bit ## _ ## chId) | ..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\peripheral\inc\ pan_hal_pwm.h pan_hal_def.h |
|
..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\peripheral\inc\pan_hal_pwm.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git-ble\BLE_PAN1070\01_SDK\nimble\samples\bluetooth\ble_central_periph_ota\keil_107x _Bool PPWM_ChId H#PPWM_ModeOpt 0PPWM_InitOpt ?PWM0_CH0 PWM0_CH1 PWM0_CH2 PWM0_CH3 PWM0_CH4 PWM0_CH5 PWM0_CH6 PWM0_CH7 PWM_MODE_INDEPENDENT PWM_MODE_COMPLEMENTARY PWM_MODE_SYNCHRONIZED PWM_MODE_GROUP *þ frequency Y # dutyCycle Y # operateType = # mode "#
|
inverter # lowPowerEn # ø ù ú û __PAN_HAL_TIMER_H _TIMER0_OBJ TIMER_Handle_Array[0] `TIMER1_OBJ TIMER_Handle_Array[1] aTIMER2_OBJ TIMER_Handle_Array[2] ~ ..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\peripheral\inc\ pan_hal_timer.h pan_hal_def.h 8
|
..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\peripheral\inc\pan_hal_timer.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git-ble\BLE_PAN1070\01_SDK\nimble\samples\bluetooth\ble_central_periph_ota\keil_107x ÎTIMER_CB_FLAG_CNT TIMER_CB_FLAG_CAP TIMER_CB_FLAG_WK PTIMER_Cb_Flag_Opt !Oï%N "gPTIMER_CallbackFunc o(èTIMER_MODE_BASECNT TIMER_MODE_EVENTCNT TIMER_MODE_INCAP TIMER_MODE_WAKEUP PTIMER_Mode_Opt 5* pass : # PTIMER_Interrupt_Opt þ;*Ú$ freq Y # mode è# cntMode È # capMode g # cmpValue Y # capEdge @ # evtCntEdge # capSrc $ # prescale Y # tmr0CmpSel ¥ # PTIMER_Init_Opt ,N*Ä0 TIMERx D# initObj Ú# interruptObj #( IRQn #) callback s#, " PTIMER_HandleTypeDef ð]îJ qTIMER_Handle_Array e;ßeHAL_TIMER_US_TO_CNT Y $Y timeUs $i frequency a__result Y \cnt i ;·lHAL_TIMER_MS_TO_CNT Y $Y timeMs $i frequency a__result Y \cnt i % < n TIMER_Handle_Array ý þ ÿ __PAN_HAL_ADC_H | ..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\peripheral\inc\ pan_hal_adc.h pan_hal_def.h L
|
..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\peripheral\inc\pan_hal_adc.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git-ble\BLE_PAN1070\01_SDK\nimble\samples\bluetooth\ble_central_periph_ota\keil_107x ðADC_MODE_CONV ADC_MODE_EXTRIG ADC_MODE_COMPARE ADC_MODE_PWMSEQ ADC_MODE_SGLCONVSEQ PADC_ModeOpt #ßADC_CONV_MODE_BASE ADC_CONV_MODE_TEMP ADC_CONV_MODE_VBG ADC_CONV_MODE_VDD4 PADC_ConvertModeOpt 0ADC_CH0 ADC_CH1 ADC_CH2 ADC_CH3 ADC_CH4 ADC_CH5 ADC_CH6 ADC_CH7 ADC_CH_TEMP ADC_CH_BATTERY
|
ADC_IDLE ÿ PADC_ChId ùEÇADC_INPUT_RANGE_LOW ADC_INPUT_RANGE_HIGH PADC_InputRangeOpt R* InputRange Ç# Mode p# PADC_InitOpt à`*´ initOpt # id # PADC_HandleTypeDef l __PAN_HAL_H__ HAL_TIME_FOREVER 0xFFFFFFFFU HAL_ASSERT SYS_ASSERT !"#$%'( )
|
* + PAN_IO_TIMING_TRACK_INIT_PIN(__VA_ARGS__...) PAN_IO_TIMING_TRACK_LEVEL(__VA_ARGS__...) PAN_IO_TIMING_TRACK_TOGGLE(__VA_ARGS__...) T H ..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\peripheral\inc\ C:\Keil_v5\ARM\ARMCC\Bin\..\include\ pan_hal.h stdint.h pan_hal_gpio.h pan_hal_uart.h pan_hal_dmac.h pan_hal_spi.h pan_hal_i2c.h pan_hal_wdt.h pan_hal_wwdt.h pan_hal_pwm.h pan_hal_timer.h pan_hal_adc.h ä
|
..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\peripheral\inc\pan_hal.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git-ble\BLE_PAN1070\01_SDK\nimble\samples\bluetooth\ble_central_periph_ota\keil_107x HAL_SUCCESS HAL_INVALID_PARAMS HAL_IO_ERROR HAL_DEVICE_BUSY HAL_NO_MEM HAL_NO_HARDWARE_SOURCE HAL_UNKNOWN PHAL_Error ÑHAL_OK HAL_ERROR HAL_BUSY HAL_TIMEOUT PHAL_Status FREERTOS_CONFIG_H -346configUSE_TICKLESS_IDLE CONFIG_PM 9configCPU_CLOCK_HZ (SystemCoreClock) EconfigTICK_RATE_HZ ((TickType_t)1000) MconfigMINIMAL_STACK_SIZE ((uint16_t)64) OconfigSUPPORT_DYNAMIC_ALLOCATION 1 PconfigSUPPORT_STATIC_ALLOCATION 0 WconfigUSE_PREEMPTION 1 XconfigUSE_TIME_SLICING 1 YconfigIDLE_SHOULD_YIELD 1 ZconfigMAX_TASK_NAME_LEN (16) [configUSE_16_BIT_TICKS 0 qconfigUSE_MUTEXES 1 rconfigUSE_RECURSIVE_MUTEXES 1 sconfigUSE_COUNTING_SEMAPHORES 1 tconfigUSE_QUEUE_SETS 1 uconfigUSE_TASK_NOTIFICATIONS 1 wconfigEXPECTED_IDLE_TIME_BEFORE_SLEEP 3 xconfigUSE_APPLICATION_TASK_TAG 0 yconfigUSE_NEWLIB_REENTRANT 0 zconfigUSE_CO_ROUTINES 0 ~configQUEUE_REGISTRY_SIZE 10 configASSERT(x) {if((x) == 0) {while(1){};}} configUSE_DAEMON_TASK_STARTUP_HOOK 0 configENABLE_MPU 0 configENABLE_FPU 0 configENABLE_TRUSTZONE 1 configMINIMAL_SECURE_STACK_SIZE ((uint32_t)1024) configRUN_FREERTOS_SECURE_ONLY 0 configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES 0 ¢configPRIO_BITS __NVIC_PRIO_BITS ©configLIBRARY_LOWEST_INTERRUPT_PRIORITY 0x03 ¯configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY 0 ³configKERNEL_INTERRUPT_PRIORITY (configLIBRARY_LOWEST_INTERRUPT_PRIORITY << (8 - configPRIO_BITS)) ·configMAX_SYSCALL_INTERRUPT_PRIORITY (configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY << (8 - configPRIO_BITS)) ½INCLUDE_vTaskPrioritySet 1 ¾INCLUDE_uxTaskPriorityGet 1 ¿INCLUDE_vTaskDelete 1 ÀINCLUDE_vTaskSuspend 1 ÁINCLUDE_vTaskDelayUntil 1 ÂINCLUDE_vTaskDelay 1 ÃINCLUDE_xTaskGetIdleTaskHandle 1 ÄINCLUDE_xTaskAbortDelay 1 ÅINCLUDE_xQueueGetMutexHolder 1 ÆINCLUDE_xSemaphoreGetMutexHolder 1 ÇINCLUDE_xTaskGetHandle 1 ÈINCLUDE_uxTaskGetStackHighWaterMark 1 ÉINCLUDE_uxTaskGetStackHighWaterMark2 1 ÊINCLUDE_eTaskGetState 1 ËINCLUDE_xTaskResumeFromISR 1 ÌINCLUDE_xTimerPendFunctionCall 1 ÍINCLUDE_xTaskGetSchedulerState 1 ÎINCLUDE_xTaskGetCurrentTaskHandle 1 ÒxPortPendSVHandler PendSV_Handler ÓvPortSVCHandler SVC_Handler ÔxPortSysTickHandler SysTick_Handler ì ã ..\..\..\..\config\ C:\Keil_v5\ARM\ARMCC\Bin\..\include\ ..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\device\Include\ .\configuration\ FreeRTOSConfig.h stdint.h PanSeries.h sdk_config.h
|
..\..\..\..\config\FreeRTOSConfig.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git-ble\BLE_PAN1070\01_SDK\nimble\samples\bluetooth\ble_central_periph_ota\keil_107x qSystemCoreClock Y qclk_32k_freq Y 3 Ù SystemCoreClock ñ clk_32k_freq
|
PROJDEFS_H *pdMS_TO_TICKS(xTimeInMs) ( ( TickType_t ) ( ( ( TickType_t ) ( xTimeInMs ) * ( TickType_t ) configTICK_RATE_HZ ) / ( TickType_t ) 1000U ) ) -pdFALSE ( ( BaseType_t ) 0 ) .pdTRUE ( ( BaseType_t ) 1 ) 0pdPASS ( pdTRUE ) 1pdFAIL ( pdFALSE ) 2errQUEUE_EMPTY ( ( BaseType_t ) 0 ) 3errQUEUE_FULL ( ( BaseType_t ) 0 ) 6errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY ( -1 ) 7errQUEUE_BLOCKED ( -4 ) 8errQUEUE_YIELD ( -5 ) BpdINTEGRITY_CHECK_VALUE 0x5a5a5a5aUL GpdFREERTOS_ERRNO_NONE 0 HpdFREERTOS_ERRNO_ENOENT 2 IpdFREERTOS_ERRNO_EINTR 4 JpdFREERTOS_ERRNO_EIO 5 KpdFREERTOS_ERRNO_ENXIO 6 LpdFREERTOS_ERRNO_EBADF 9 MpdFREERTOS_ERRNO_EAGAIN 11 NpdFREERTOS_ERRNO_EWOULDBLOCK 11 OpdFREERTOS_ERRNO_ENOMEM 12 PpdFREERTOS_ERRNO_EACCES 13 QpdFREERTOS_ERRNO_EFAULT 14 RpdFREERTOS_ERRNO_EBUSY 16 SpdFREERTOS_ERRNO_EEXIST 17 TpdFREERTOS_ERRNO_EXDEV 18 UpdFREERTOS_ERRNO_ENODEV 19 VpdFREERTOS_ERRNO_ENOTDIR 20 WpdFREERTOS_ERRNO_EISDIR 21 XpdFREERTOS_ERRNO_EINVAL 22 YpdFREERTOS_ERRNO_ENOSPC 28 ZpdFREERTOS_ERRNO_ESPIPE 29 [pdFREERTOS_ERRNO_EROFS 30 \pdFREERTOS_ERRNO_EUNATCH 42 ]pdFREERTOS_ERRNO_EBADE 50 ^pdFREERTOS_ERRNO_EFTYPE 79 _pdFREERTOS_ERRNO_ENMFILE 89 `pdFREERTOS_ERRNO_ENOTEMPTY 90 apdFREERTOS_ERRNO_ENAMETOOLONG 91 bpdFREERTOS_ERRNO_EOPNOTSUPP 95 cpdFREERTOS_ERRNO_ENOBUFS 105 dpdFREERTOS_ERRNO_ENOPROTOOPT 109 epdFREERTOS_ERRNO_EADDRINUSE 112 fpdFREERTOS_ERRNO_ETIMEDOUT 116 gpdFREERTOS_ERRNO_EINPROGRESS 119 hpdFREERTOS_ERRNO_EALREADY 120 ipdFREERTOS_ERRNO_EADDRNOTAVAIL 125 jpdFREERTOS_ERRNO_EISCONN 127 kpdFREERTOS_ERRNO_ENOTCONN 128 lpdFREERTOS_ERRNO_ENOMEDIUM 135 mpdFREERTOS_ERRNO_EILSEQ 138 npdFREERTOS_ERRNO_ECANCELED 140 rpdFREERTOS_LITTLE_ENDIAN 1 spdFREERTOS_BIG_ENDIAN 0 vpdLITTLE_ENDIAN pdFREERTOS_LITTLE_ENDIAN wpdBIG_ENDIAN pdFREERTOS_BIG_ENDIAN L B ..\..\..\..\os\freertos\include\ projdefs.h
|
..\..\..\..\os\freertos\include\projdefs.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git-ble\BLE_PAN1070\01_SDK\nimble\samples\bluetooth\ble_central_periph_ota\keil_107x uvoid "à "PTaskFunction_t ê $O%æ DEPRECATED_DEFINITIONS_H \ P ..\..\..\..\os\freertos\include\ deprecated_definitions.h ì
|
..\..\..\..\os\freertos\include\deprecated_definitions.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git-ble\BLE_PAN1070\01_SDK\nimble\samples\bluetooth\ble_central_periph_ota\keil_107x PORTMACRO_H 14portCHAR char 5portFLOAT float 6portDOUBLE double 7portLONG long 8portSHORT short 9portSTACK_TYPE uint32_t :portBASE_TYPE long IportMAX_DELAY ( TickType_t ) 0xffffffffUL NportTICK_TYPE_IS_ATOMIC 1 SportSTACK_GROWTH ( -1 ) VportBYTE_ALIGNMENT 8 \portNVIC_INT_CTRL_REG ( *( ( volatile uint32_t * ) 0xe000ed04 ) ) ]portNVIC_PENDSVSET_BIT ( 1UL << 28UL ) ^portYIELD() vPortYield() _portEND_SWITCHING_ISR(xSwitchRequired) do { if( xSwitchRequired ) portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT; } while( 0 ) `portYIELD_FROM_ISR(x) portEND_SWITCHING_ISR( x ) iportSET_INTERRUPT_MASK_FROM_ISR() ulSetInterruptMaskFromISR() jportCLEAR_INTERRUPT_MASK_FROM_ISR(x) vClearInterruptMaskFromISR( x ) kportDISABLE_INTERRUPTS() __set_PRIMASK(1) lportENABLE_INTERRUPTS() __set_PRIMASK(0) mportENTER_CRITICAL() vPortEnterCritical() nportEXIT_CRITICAL() vPortExitCritical() uportSUPPRESS_TICKS_AND_SLEEP(xExpectedIdleTime) vPortSuppressTicksAndSleep( xExpectedIdleTime ) zportTASK_FUNCTION_PROTO(vFunction,pvParameters) void vFunction( void * pvParameters ) {portTASK_FUNCTION(vFunction,pvParameters) void vFunction( void * pvParameters ) }portNOP() y ..\..\..\..\os\freertos\portable\RVDS\ARM_CM0\ ..\..\..\..\config\ portmacro.h FreeRTOSConfig.h T
|
..\..\..\..\os\freertos\portable\RVDS\ARM_CM0\portmacro.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git-ble\BLE_PAN1070\01_SDK\nimble\samples\bluetooth\ble_central_periph_ota\keil_107x long unsigned long PStackType_t Y < PBaseType_t ï = PUBaseType_t ÷ > PTickType_t Y H MPU_WRAPPERS_H ±PRIVILEGED_FUNCTION ²PRIVILEGED_DATA ³FREERTOS_SYSTEM_CALL P F ..\..\..\..\os\freertos\include\ mpu_wrappers.h ä
|
..\..\..\..\os\freertos\include\mpu_wrappers.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git-ble\BLE_PAN1070\01_SDK\nimble\samples\bluetooth\ble_central_periph_ota\keil_107x "PORTABLE_H .5=portBYTE_ALIGNMENT_MASK ( 0x0007 ) IportUSING_MPU_WRAPPERS 0 MportNUM_CONFIGURABLE_REGIONS 1 QportHAS_STACK_OVERFLOW_CHECKING 0 UportARCH_NAME NULL ZconfigSTACK_ALLOCATION_FROM_SEPARATE_HEAP 0 c»pvPortMallocStack pvPortMalloc ¼vPortFreeStack vPortFree èLPTMR_CURR_CNT_VAL_REG (0x50020014) ¸ ® ..\..\..\..\os\freertos\include\ ..\..\..\..\os\freertos\portable\RVDS\ARM_CM0\ portable.h deprecated_definitions.h portmacro.h mpu_wrappers.h
|
..\..\..\..\os\freertos\include\portable.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git-ble\BLE_PAN1070\01_SDK\nimble\samples\bluetooth\ble_central_periph_ota\keil_107x )HeapRegion pucStartAddress # xSizeInBytes # ": PHeapRegion_t à )ÌxHeapStats xAvailableHeapSpaceInBytes # xSizeOfLargestFreeBlockInBytes # xSizeOfSmallestFreeBlockInBytes # xNumberOfFreeBlocks # xMinimumEverFreeBytesRemaining # xNumberOfSuccessfulAllocations # xNumberOfSuccessfulFrees # PHeapStats_t 8;élp_get_curr_tmr_cnt Y a__result Y INC_FREERTOS_H #2;>AjconfigUSE_C_RUNTIME_TLS_SUPPORT 0 ÈINCLUDE_xTaskDelayUntil INCLUDE_vTaskDelayUntil configNUM_THREAD_LOCAL_STORAGE_POINTERS 0 §configUSE_ALTERNATIVE_API 0 «portCRITICAL_NESTING_IN_TCB 0 ¾configASSERT_DEFINED 1 ÇconfigPRECONDITION(X) configASSERT( X ) ÈconfigPRECONDITION_DEFINED 0 ÎportMEMORY_BARRIER() ÒportSOFTWARE_BARRIER() ïportCLEAN_UP_TCB(pxTCB) ( void ) ( pxTCB ) óportPRE_TASK_DELETE_HOOK(pvTaskToDelete,pxYieldPending) ÷portSETUP_TCB(pxTCB) ( void ) ( pxTCB )
configUSE_MINI_LIST_ITEM 1 portPOINTER_SIZE_TYPE uint32_t traceSTART() traceEND() traceTASK_SWITCHED_IN() ¦traceINCREASE_TICK_COUNT(x) «traceLOW_POWER_IDLE_BEGIN() °traceLOW_POWER_IDLE_END() ·traceTASK_SWITCHED_OUT() ÁtraceTASK_PRIORITY_INHERIT(pxTCBOfMutexHolder,uxInheritedPriority) ÊtraceTASK_PRIORITY_DISINHERIT(pxTCBOfMutexHolder,uxOriginalPriority) ÓtraceBLOCKING_ON_QUEUE_RECEIVE(pxQueue) ÜtraceBLOCKING_ON_QUEUE_PEEK(pxQueue) åtraceBLOCKING_ON_QUEUE_SEND(pxQueue) íconfigRECORD_STACK_HIGH_ADDRESS 0 ñconfigINCLUDE_FREERTOS_TASK_C_ADDITIONS_H 0 ÷traceMOVED_TASK_TO_READY_STATE(pxTCB) ûtracePOST_MOVED_TASK_TO_READY_STATE(pxTCB) ÿtraceQUEUE_CREATE(pxNewQueue) traceQUEUE_CREATE_FAILED(ucQueueType) traceCREATE_MUTEX(pxNewQueue) traceCREATE_MUTEX_FAILED() traceGIVE_MUTEX_RECURSIVE(pxMutex) traceGIVE_MUTEX_RECURSIVE_FAILED(pxMutex) traceTAKE_MUTEX_RECURSIVE(pxMutex) traceTAKE_MUTEX_RECURSIVE_FAILED(pxMutex) traceCREATE_COUNTING_SEMAPHORE() £traceCREATE_COUNTING_SEMAPHORE_FAILED() §traceQUEUE_SET_SEND traceQUEUE_SEND «traceQUEUE_SEND(pxQueue) ¯traceQUEUE_SEND_FAILED(pxQueue) ³traceQUEUE_RECEIVE(pxQueue) ·traceQUEUE_PEEK(pxQueue) »traceQUEUE_PEEK_FAILED(pxQueue) ¿traceQUEUE_PEEK_FROM_ISR(pxQueue) ÃtraceQUEUE_RECEIVE_FAILED(pxQueue) ÇtraceQUEUE_SEND_FROM_ISR(pxQueue) ËtraceQUEUE_SEND_FROM_ISR_FAILED(pxQueue) ÏtraceQUEUE_RECEIVE_FROM_ISR(pxQueue) ÓtraceQUEUE_RECEIVE_FROM_ISR_FAILED(pxQueue) ×traceQUEUE_PEEK_FROM_ISR_FAILED(pxQueue) ÛtraceQUEUE_DELETE(pxQueue) ßtraceTASK_CREATE(pxNewTCB) ãtraceTASK_CREATE_FAILED() çtraceTASK_DELETE(pxTaskToDelete) ëtraceTASK_DELAY_UNTIL(x) ïtraceTASK_DELAY() ótraceTASK_PRIORITY_SET(pxTask,uxNewPriority) ÷traceTASK_SUSPEND(pxTaskToSuspend) ûtraceTASK_RESUME(pxTaskToResume) ÿtraceTASK_RESUME_FROM_ISR(pxTaskToResume) traceTASK_INCREMENT_TICK(xTickCount) traceTIMER_CREATE(pxNewTimer) traceTIMER_CREATE_FAILED() traceTIMER_COMMAND_SEND(xTimer,xMessageID,xMessageValueValue,xReturn) traceTIMER_EXPIRED(pxTimer) traceTIMER_COMMAND_RECEIVED(pxTimer,xMessageID,xMessageValue) traceMALLOC(pvAddress,uiSize) traceFREE(pvAddress,uiSize) £traceEVENT_GROUP_CREATE(xEventGroup) §traceEVENT_GROUP_CREATE_FAILED() «traceEVENT_GROUP_SYNC_BLOCK(xEventGroup,uxBitsToSet,uxBitsToWaitFor) ¯traceEVENT_GROUP_SYNC_END(xEventGroup,uxBitsToSet,uxBitsToWaitFor,xTimeoutOccurred) ( void ) ( xTimeoutOccurred ) ³traceEVENT_GROUP_WAIT_BITS_BLOCK(xEventGroup,uxBitsToWaitFor) ·traceEVENT_GROUP_WAIT_BITS_END(xEventGroup,uxBitsToWaitFor,xTimeoutOccurred) ( void ) ( xTimeoutOccurred ) »traceEVENT_GROUP_CLEAR_BITS(xEventGroup,uxBitsToClear) ¿traceEVENT_GROUP_CLEAR_BITS_FROM_ISR(xEventGroup,uxBitsToClear) ÃtraceEVENT_GROUP_SET_BITS(xEventGroup,uxBitsToSet) ÇtraceEVENT_GROUP_SET_BITS_FROM_ISR(xEventGroup,uxBitsToSet) ËtraceEVENT_GROUP_DELETE(xEventGroup) ÏtracePEND_FUNC_CALL(xFunctionToPend,pvParameter1,ulParameter2,ret) ÓtracePEND_FUNC_CALL_FROM_ISR(xFunctionToPend,pvParameter1,ulParameter2,ret) ×traceQUEUE_REGISTRY_ADD(xQueue,pcQueueName) ÛtraceTASK_NOTIFY_TAKE_BLOCK(uxIndexToWait) ßtraceTASK_NOTIFY_TAKE(uxIndexToWait) ãtraceTASK_NOTIFY_WAIT_BLOCK(uxIndexToWait) çtraceTASK_NOTIFY_WAIT(uxIndexToWait) ëtraceTASK_NOTIFY(uxIndexToNotify) ïtraceTASK_NOTIFY_FROM_ISR(uxIndexToNotify) ótraceTASK_NOTIFY_GIVE_FROM_ISR(uxIndexToNotify) ÷traceSTREAM_BUFFER_CREATE_FAILED(xIsMessageBuffer) ûtraceSTREAM_BUFFER_CREATE_STATIC_FAILED(xReturn,xIsMessageBuffer) ÿtraceSTREAM_BUFFER_CREATE(pxStreamBuffer,xIsMessageBuffer) traceSTREAM_BUFFER_DELETE(xStreamBuffer) traceSTREAM_BUFFER_RESET(xStreamBuffer) traceBLOCKING_ON_STREAM_BUFFER_SEND(xStreamBuffer) traceSTREAM_BUFFER_SEND(xStreamBuffer,xBytesSent) traceSTREAM_BUFFER_SEND_FAILED(xStreamBuffer) traceSTREAM_BUFFER_SEND_FROM_ISR(xStreamBuffer,xBytesSent) traceBLOCKING_ON_STREAM_BUFFER_RECEIVE(xStreamBuffer) traceSTREAM_BUFFER_RECEIVE(xStreamBuffer,xReceivedLength) £traceSTREAM_BUFFER_RECEIVE_FAILED(xStreamBuffer) §traceSTREAM_BUFFER_RECEIVE_FROM_ISR(xStreamBuffer,xReceivedLength) «configGENERATE_RUN_TIME_STATS 0 ½portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() ÅportPRIVILEGE_BIT ( ( UBaseType_t ) 0x00 ) ÉportYIELD_WITHIN_API portYIELD ÝconfigPRE_SUPPRESS_TICKS_AND_SLEEP_PROCESSING(x) áconfigPRE_SLEEP_PROCESSING(x) åconfigPOST_SLEEP_PROCESSING(x) íportTASK_USES_FLOATING_POINT() ñportALLOCATE_SECURE_CONTEXT(ulSecureStackSize) õportDONT_DISCARD ýconfigINCLUDE_APPLICATION_DEFINED_PRIVILEGED_FUNCTIONS 0 configUSE_STATS_FORMATTING_FUNCTIONS 0
portASSERT_IF_INTERRUPT_PRIORITY_INVALID() configUSE_TRACE_FACILITY 0 mtCOVERAGE_TEST_MARKER() mtCOVERAGE_TEST_DELAY() portASSERT_IF_IN_ISR() configUSE_PORT_OPTIMISED_TASK_SELECTION 0 configAPPLICATION_ALLOCATED_HEAP 0 ¥configTASK_NOTIFICATION_ARRAY_ENTRIES 1 configUSE_POSIX_ERRNO 0 ³configUSE_SB_COMPLETED_CALLBACK 0 ÒconfigSTACK_DEPTH_TYPE uint16_t ÚconfigRUN_TIME_COUNTER_TYPE uint32_t âconfigMESSAGE_BUFFER_LENGTH_TYPE size_t ïconfigINITIAL_TICK_COUNT 0 ÿportTICK_TYPE_ENTER_CRITICAL() portTICK_TYPE_EXIT_CRITICAL() portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR() 0 portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR(x) ( void ) ( x ) configENABLE_BACKWARD_COMPATIBILITY 1 configPRINTF(X) configMAX(a,b) ( ( ( a ) > ( b ) ) ? ( a ) : ( b ) ) ¥configMIN(a,b) ( ( ( a ) < ( b ) ) ? ( a ) : ( b ) ) ©eTaskStateGet eTaskGetState ªportTickType TickType_t «xTaskHandle TaskHandle_t ¬xQueueHandle QueueHandle_t xSemaphoreHandle SemaphoreHandle_t ®xQueueSetHandle QueueSetHandle_t ¯xQueueSetMemberHandle QueueSetMemberHandle_t °xTimeOutType TimeOut_t ±xMemoryRegion MemoryRegion_t ²xTaskParameters TaskParameters_t ³xTaskStatusType TaskStatus_t ´xTimerHandle TimerHandle_t µxCoRoutineHandle CoRoutineHandle_t ¶pdTASK_HOOK_CODE TaskHookFunction_t ·portTICK_RATE_MS portTICK_PERIOD_MS ¸pcTaskGetTaskName pcTaskGetName ¹pcTimerGetTimerName pcTimerGetName ºpcQueueGetQueueName pcQueueGetName »vTaskGetTaskInfo vTaskGetInfo ¼xTaskGetIdleRunTimeCounter ulTaskGetIdleRunTimeCounter ÀtmrTIMER_CALLBACK TimerCallbackFunction_t ÁpdTASK_CODE TaskFunction_t ÂxListItem ListItem_t ÃxList List_t ÇpxContainer pvContainer ÓconfigUSE_TASK_FPU_SUPPORT 1 åconfigENABLE_MVE 0 õconfigRUN_ADDITIONAL_TESTS 0 £ tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE ( ( ( portUSING_MPU_WRAPPERS == 0 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) || ( ( portUSING_MPU_WRAPPERS == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) ) Ì Ã ..\..\..\..\os\freertos\include\ C:\Keil_v5\ARM\ARMCC\Bin\..\include\ ..\..\..\..\config\ FreeRTOS.h stddef.h stdint.h FreeRTOSConfig.h projdefs.h portable.h P
|
..\..\..\..\os\freertos\include\FreeRTOS.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git-ble\BLE_PAN1070\01_SDK\nimble\samples\bluetooth\ble_central_periph_ota\keil_107x uvoid "à PStaticListItem_t ¼ ")ÉxSTATIC_MINI_LIST_ITEM xDummy2 B # ¸æ pvDummy3 /# PStaticMiniListItem_t È +)©xSTATIC_LIST uxDummy2 / # pvDummy3 æ # xDummy4 I# PStaticList_t fÙ )xSTATIC_TCB T pxDummy1 æ # çê xDummy3 Þ# uxDummy5 / #, pxDummy6 æ #0£: ucDummy7 #4¾/ uxDummy12 3#DÚY ulDummy18 O#Lö: ucDummy19 k#P ucDummy21 : #Q PStaticTask_t ¾
|
SÑ pvDummy2 æ uxDummy2 / )äxSTATIC_QUEUE Lìæ pvDummy1 ã# u °# © xDummy3 #¨/ uxDummy4 #8Ã: ucDummy5 8#D pvDummy7 æ #H PStaticQueue_t ÑÂ
|
PStaticSemaphore_t dÃ
|
)ÍxSTATIC_EVENT_GROUP xDummy1 B # xDummy2 ©# PStaticEventGroup_t ß
|
)ßxSTATIC_TIMER ( pvDummy1 æ # xDummy2 ê # xDummy3 B # pvDummy5 æ # pvDummy6 î # ucDummy8 : #$ PStaticTimer_t èú
|
)Ö xSTATIC_STREAM_BUFFER uxDummy1 # ³ æ pvDummy2 ª# ucDummy3 : # PStaticStreamBuffer_t u PStaticMessageBuffer_t Ö )Ò
|
xSTATIC_LIST_ITEM xDummy2 B # Á
|
æ pvDummy3 8# " # $ ;LIST_H ^configLIST_VOLATILE nlistFIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE olistSECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE plistFIRST_LIST_INTEGRITY_CHECK_VALUE qlistSECOND_LIST_INTEGRITY_CHECK_VALUE rlistSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE(pxItem) slistSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE(pxItem) tlistSET_LIST_INTEGRITY_CHECK_1_VALUE(pxList) ulistSET_LIST_INTEGRITY_CHECK_2_VALUE(pxList) vlistTEST_LIST_ITEM_INTEGRITY(pxItem) wlistTEST_LIST_INTEGRITY(pxList) ¼listSET_LIST_ITEM_OWNER(pxListItem,pxOwner) ( ( pxListItem )->pvOwner = ( void * ) ( pxOwner ) ) ÅlistGET_LIST_ITEM_OWNER(pxListItem) ( ( pxListItem )->pvOwner ) ÎlistSET_LIST_ITEM_VALUE(pxListItem,xValue) ( ( pxListItem )->xItemValue = ( xValue ) ) ØlistGET_LIST_ITEM_VALUE(pxListItem) ( ( pxListItem )->xItemValue ) álistGET_ITEM_VALUE_OF_HEAD_ENTRY(pxList) ( ( ( pxList )->xListEnd ).pxNext->xItemValue ) élistGET_HEAD_ENTRY(pxList) ( ( ( pxList )->xListEnd ).pxNext ) ñlistGET_NEXT(pxListItem) ( ( pxListItem )->pxNext ) ùlistGET_END_MARKER(pxList) ( ( ListItem_t const * ) ( &( ( pxList )->xListEnd ) ) ) listLIST_IS_EMPTY(pxList) ( ( ( pxList )->uxNumberOfItems == ( UBaseType_t ) 0 ) ? pdTRUE : pdFALSE ) listCURRENT_LIST_LENGTH(pxList) ( ( pxList )->uxNumberOfItems ) listGET_OWNER_OF_NEXT_ENTRY(pxTCB,pxList) { List_t * const pxConstList = ( pxList ); ( pxConstList )->pxIndex = ( pxConstList )->pxIndex->pxNext; if( ( void * ) ( pxConstList )->pxIndex == ( void * ) &( ( pxConstList )->xListEnd ) ) { ( pxConstList )->pxIndex = ( pxConstList )->pxIndex->pxNext; } ( pxTCB ) = ( pxConstList )->pxIndex->pvOwner; } ºlistREMOVE_ITEM(pxItemToRemove) { List_t * const pxList = ( pxItemToRemove )->pxContainer; ( pxItemToRemove )->pxNext->pxPrevious = ( pxItemToRemove )->pxPrevious; ( pxItemToRemove )->pxPrevious->pxNext = ( pxItemToRemove )->pxNext; if( pxList->pxIndex == ( pxItemToRemove ) ) { pxList->pxIndex = ( pxItemToRemove )->pxPrevious; } ( pxItemToRemove )->pxContainer = NULL; ( pxList->uxNumberOfItems )--; } âlistINSERT_END(pxList,pxNewListItem) { ListItem_t * const pxIndex = ( pxList )->pxIndex; listTEST_LIST_INTEGRITY( ( pxList ) ); listTEST_LIST_ITEM_INTEGRITY( ( pxNewListItem ) ); ( pxNewListItem )->pxNext = pxIndex; ( pxNewListItem )->pxPrevious = pxIndex->pxPrevious; pxIndex->pxPrevious->pxNext = ( pxNewListItem ); pxIndex->pxPrevious = ( pxNewListItem ); ( pxNewListItem )->pxContainer = ( pxList ); ( ( pxList )->uxNumberOfItems )++; } listGET_OWNER_OF_HEAD_ENTRY(pxList) ( ( &( ( pxList )->xListEnd ) )->pxNext->pvOwner ) listIS_CONTAINED_WITHIN(pxList,pxListItem) ( ( ( pxListItem )->pxContainer == ( pxList ) ) ? ( pdTRUE ) : ( pdFALSE ) ) listLIST_ITEM_CONTAINER(pxListItem) ( ( pxListItem )->pxContainer ) ¥listLIST_IS_INITIALISED(pxList) ( ( pxList )->xListEnd.xItemValue == portMAX_DELAY ) H > ..\..\..\..\os\freertos\include\ list.h
|
..\..\..\..\os\freertos\include\list.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git-ble\BLE_PAN1070\01_SDK\nimble\samples\bluetooth\ble_central_periph_ota\keil_107x uvoid "Ü PListItem_t ³)ÂxMINI_LIST_ITEM xItemValue B # pxNext # pxPrevious # PMiniListItem_t ù ¤$)xLIST uxNumberOfItems # pxIndex # xListEnd B# t/ "æ PList_t Y³)xLIST_ITEM xItemValue B # pxNext # pxPrevious # pvOwner â # "Y pvContainer # "³ & ' ( INC_TASK_H %8tskKERNEL_VERSION_NUMBER "V10.5.1" 9tskKERNEL_VERSION_MAJOR 10 :tskKERNEL_VERSION_MINOR 5 ;tskKERNEL_VERSION_BUILD 1 ?tskMPU_REGION_READ_ONLY ( 1UL << 0UL ) @tskMPU_REGION_READ_WRITE ( 1UL << 1UL ) AtskMPU_REGION_EXECUTE_NEVER ( 1UL << 2UL ) BtskMPU_REGION_NORMAL_MEMORY ( 1UL << 3UL ) CtskMPU_REGION_DEVICE_MEMORY ( 1UL << 4UL ) JtskDEFAULT_INDEX_TO_NOTIFY ( 0 ) ºtskIDLE_PRIORITY ( ( UBaseType_t ) 0U ) ÄtaskYIELD() portYIELD() ÒtaskENTER_CRITICAL() portENTER_CRITICAL() ÓtaskENTER_CRITICAL_FROM_ISR() portSET_INTERRUPT_MASK_FROM_ISR() átaskEXIT_CRITICAL() portEXIT_CRITICAL() âtaskEXIT_CRITICAL_FROM_ISR(x) portCLEAR_INTERRUPT_MASK_FROM_ISR( x ) ìtaskDISABLE_INTERRUPTS() portDISABLE_INTERRUPTS() ötaskENABLE_INTERRUPTS() portENABLE_INTERRUPTS() ûtaskSCHEDULER_SUSPENDED ( ( BaseType_t ) 0 ) ütaskSCHEDULER_NOT_STARTED ( ( BaseType_t ) 1 ) ýtaskSCHEDULER_RUNNING ( ( BaseType_t ) 2 ) ävTaskDelayUntil(pxPreviousWakeTime,xTimeIncrement) do { ( void ) xTaskDelayUntil( ( pxPreviousWakeTime ), ( xTimeIncrement ) ); } while( 0 ) xTaskNotify(xTaskToNotify,ulValue,eAction) xTaskGenericNotify( ( xTaskToNotify ), ( tskDEFAULT_INDEX_TO_NOTIFY ), ( ulValue ), ( eAction ), NULL ) xTaskNotifyIndexed(xTaskToNotify,uxIndexToNotify,ulValue,eAction) xTaskGenericNotify( ( xTaskToNotify ), ( uxIndexToNotify ), ( ulValue ), ( eAction ), NULL ) ¶xTaskNotifyAndQuery(xTaskToNotify,ulValue,eAction,pulPreviousNotifyValue) xTaskGenericNotify( ( xTaskToNotify ), ( tskDEFAULT_INDEX_TO_NOTIFY ), ( ulValue ), ( eAction ), ( pulPreviousNotifyValue ) ) ¸xTaskNotifyAndQueryIndexed(xTaskToNotify,uxIndexToNotify,ulValue,eAction,pulPreviousNotifyValue) xTaskGenericNotify( ( xTaskToNotify ), ( uxIndexToNotify ), ( ulValue ), ( eAction ), ( pulPreviousNotifyValue ) ) ²xTaskNotifyFromISR(xTaskToNotify,ulValue,eAction,pxHigherPriorityTaskWoken) xTaskGenericNotifyFromISR( ( xTaskToNotify ), ( tskDEFAULT_INDEX_TO_NOTIFY ), ( ulValue ), ( eAction ), NULL, ( pxHigherPriorityTaskWoken ) ) ´xTaskNotifyIndexedFromISR(xTaskToNotify,uxIndexToNotify,ulValue,eAction,pxHigherPriorityTaskWoken) xTaskGenericNotifyFromISR( ( xTaskToNotify ), ( uxIndexToNotify ), ( ulValue ), ( eAction ), NULL, ( pxHigherPriorityTaskWoken ) ) ÏxTaskNotifyAndQueryIndexedFromISR(xTaskToNotify,uxIndexToNotify,ulValue,eAction,pulPreviousNotificationValue,pxHigherPriorityTaskWoken) xTaskGenericNotifyFromISR( ( xTaskToNotify ), ( uxIndexToNotify ), ( ulValue ), ( eAction ), ( pulPreviousNotificationValue ), ( pxHigherPriorityTaskWoken ) ) ÑxTaskNotifyAndQueryFromISR(xTaskToNotify,ulValue,eAction,pulPreviousNotificationValue,pxHigherPriorityTaskWoken) xTaskGenericNotifyFromISR( ( xTaskToNotify ), ( tskDEFAULT_INDEX_TO_NOTIFY ), ( ulValue ), ( eAction ), ( pulPreviousNotificationValue ), ( pxHigherPriorityTaskWoken ) ) ÁxTaskNotifyWait(ulBitsToClearOnEntry,ulBitsToClearOnExit,pulNotificationValue,xTicksToWait) xTaskGenericNotifyWait( tskDEFAULT_INDEX_TO_NOTIFY, ( ulBitsToClearOnEntry ), ( ulBitsToClearOnExit ), ( pulNotificationValue ), ( xTicksToWait ) ) ÃxTaskNotifyWaitIndexed(uxIndexToWaitOn,ulBitsToClearOnEntry,ulBitsToClearOnExit,pulNotificationValue,xTicksToWait) xTaskGenericNotifyWait( ( uxIndexToWaitOn ), ( ulBitsToClearOnEntry ), ( ulBitsToClearOnExit ), ( pulNotificationValue ), ( xTicksToWait ) ) xTaskNotifyGive(xTaskToNotify) xTaskGenericNotify( ( xTaskToNotify ), ( tskDEFAULT_INDEX_TO_NOTIFY ), ( 0 ), eIncrement, NULL ) xTaskNotifyGiveIndexed(xTaskToNotify,uxIndexToNotify) xTaskGenericNotify( ( xTaskToNotify ), ( uxIndexToNotify ), ( 0 ), eIncrement, NULL ) åvTaskNotifyGiveFromISR(xTaskToNotify,pxHigherPriorityTaskWoken) vTaskGenericNotifyGiveFromISR( ( xTaskToNotify ), ( tskDEFAULT_INDEX_TO_NOTIFY ), ( pxHigherPriorityTaskWoken ) ) çvTaskNotifyGiveIndexedFromISR(xTaskToNotify,uxIndexToNotify,pxHigherPriorityTaskWoken) vTaskGenericNotifyGiveFromISR( ( xTaskToNotify ), ( uxIndexToNotify ), ( pxHigherPriorityTaskWoken ) ) ÏulTaskNotifyTake(xClearCountOnExit,xTicksToWait) ulTaskGenericNotifyTake( ( tskDEFAULT_INDEX_TO_NOTIFY ), ( xClearCountOnExit ), ( xTicksToWait ) ) ÑulTaskNotifyTakeIndexed(uxIndexToWaitOn,xClearCountOnExit,xTicksToWait) ulTaskGenericNotifyTake( ( uxIndexToWaitOn ), ( xClearCountOnExit ), ( xTicksToWait ) ) xTaskNotifyStateClear(xTask) xTaskGenericNotifyStateClear( ( xTask ), ( tskDEFAULT_INDEX_TO_NOTIFY ) ) xTaskNotifyStateClearIndexed(xTask,uxIndexToClear) xTaskGenericNotifyStateClear( ( xTask ), ( uxIndexToClear ) ) ÑulTaskNotifyValueClear(xTask,ulBitsToClear) ulTaskGenericNotifyValueClear( ( xTask ), ( tskDEFAULT_INDEX_TO_NOTIFY ), ( ulBitsToClear ) ) ÓulTaskNotifyValueClearIndexed(xTask,uxIndexToClear,ulBitsToClear) ulTaskGenericNotifyValueClear( ( xTask ), ( uxIndexToClear ), ( ulBitsToClear ) ) T H ..\..\..\..\os\freertos\include\ task.h list.h ð
|
..\..\..\..\os\freertos\include\task.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git-ble\BLE_PAN1070\01_SDK\nimble\samples\bluetooth\ble_central_periph_ota\keil_107x uvoid char "Ü "åPTaskHandle_t áW&PTaskHookFunction_t î ]íeRunning eReady eBlocked eSuspended eDeleted eInvalid PeTaskState hâeNoAction eSetBits eIncrement eSetValueWithOverwrite eSetValueWithoutOverwrite PeNotifyAction r)·xTIME_OUT xOverflowCount # xTimeOnEntering B # PTimeOut_t ÷{) xMEMORY_REGION pvBaseAddress ê # ulLengthInBytes Y # ulParameters Y # PMemoryRegion_t H
)ÜxTASK_PARAMETERS $ pvTaskCode î # pcName `# usStackDepth I # pvParameters ê # uxPriority / # puxStackBuffer d#Ë xRegions B# â "\" PTaskParameters_t ·)ÞxTASK_STATUS $ xHandle ò # pcTaskName `# xTaskNumber / # eCurrentState m# uxCurrentPriority / # uxBasePriority / # ulRunTimeCounter Y # pxStackBase d# usStackHighWaterMark I # PTaskStatus_t ©³ eAbortSleep eStandardSleep eNoTasksWaitingTimeout PeSleepModeStatus s³-tskTaskControlBlock "ÌNò %ê * + , QUEUE_H +DqueueSEND_TO_BACK ( ( BaseType_t ) 0 ) EqueueSEND_TO_FRONT ( ( BaseType_t ) 1 ) FqueueOVERWRITE ( ( BaseType_t ) 2 ) IqueueQUEUE_TYPE_BASE ( ( uint8_t ) 0U ) JqueueQUEUE_TYPE_SET ( ( uint8_t ) 0U ) KqueueQUEUE_TYPE_MUTEX ( ( uint8_t ) 1U ) LqueueQUEUE_TYPE_COUNTING_SEMAPHORE ( ( uint8_t ) 2U ) MqueueQUEUE_TYPE_BINARY_SEMAPHORE ( ( uint8_t ) 3U ) NqueueQUEUE_TYPE_RECURSIVE_MUTEX ( ( uint8_t ) 4U ) xQueueCreate(uxQueueLength,uxItemSize) xQueueGenericCreate( ( uxQueueLength ), ( uxItemSize ), ( queueQUEUE_TYPE_BASE ) ) ¼xQueueSendToFront(xQueue,pvItemToQueue,xTicksToWait) xQueueGenericSend( ( xQueue ), ( pvItemToQueue ), ( xTicksToWait ), queueSEND_TO_FRONT ) xQueueSendToBack(xQueue,pvItemToQueue,xTicksToWait) xQueueGenericSend( ( xQueue ), ( pvItemToQueue ), ( xTicksToWait ), queueSEND_TO_BACK ) äxQueueSend(xQueue,pvItemToQueue,xTicksToWait) xQueueGenericSend( ( xQueue ), ( pvItemToQueue ), ( xTicksToWait ), queueSEND_TO_BACK ) ¸xQueueOverwrite(xQueue,pvItemToQueue) xQueueGenericSend( ( xQueue ), ( pvItemToQueue ), 0, queueOVERWRITE ) ðxQueueSendToFrontFromISR(xQueue,pvItemToQueue,pxHigherPriorityTaskWoken) xQueueGenericSendFromISR( ( xQueue ), ( pvItemToQueue ), ( pxHigherPriorityTaskWoken ), queueSEND_TO_FRONT ) ¸xQueueSendToBackFromISR(xQueue,pvItemToQueue,pxHigherPriorityTaskWoken) xQueueGenericSendFromISR( ( xQueue ), ( pvItemToQueue ), ( pxHigherPriorityTaskWoken ), queueSEND_TO_BACK ) xQueueOverwriteFromISR(xQueue,pvItemToQueue,pxHigherPriorityTaskWoken) xQueueGenericSendFromISR( ( xQueue ), ( pvItemToQueue ), ( pxHigherPriorityTaskWoken ), queueOVERWRITE ) Û xQueueSendFromISR(xQueue,pvItemToQueue,pxHigherPriorityTaskWoken) xQueueGenericSendFromISR( ( xQueue ), ( pvItemToQueue ), ( pxHigherPriorityTaskWoken ), queueSEND_TO_BACK ) É xQueueReset(xQueue) xQueueGenericReset( ( xQueue ), pdFALSE ) T I ..\..\..\..\os\freertos\include\ queue.h task.h <
|
..\..\..\..\os\freertos\include\queue.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git-ble\BLE_PAN1070\01_SDK\nimble\samples\bluetooth\ble_central_periph_ota\keil_107x -QueueDefinition "Ý PQueueHandle_t î 3$PQueueSetHandle_t î :$PQueueSetMemberHandle_t î A$ . / 0 SEMAPHORE_H $(semBINARY_SEMAPHORE_QUEUE_LENGTH ( ( uint8_t ) 1U ) )semSEMAPHORE_QUEUE_ITEM_LENGTH ( ( uint8_t ) 0U ) *semGIVE_BLOCK_TIME ( ( TickType_t ) 0U ) avSemaphoreCreateBinary(xSemaphore) { ( xSemaphore ) = xQueueGenericCreate( ( UBaseType_t ) 1, semSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_BINARY_SEMAPHORE ); if( ( xSemaphore ) != NULL ) { ( void ) xSemaphoreGive( ( xSemaphore ) ); } } §xSemaphoreCreateBinary() xQueueGenericCreate( ( UBaseType_t ) 1, semSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_BINARY_SEMAPHORE ) ªxSemaphoreTake(xSemaphore,xBlockTime) xQueueSemaphoreTake( ( xSemaphore ), ( xBlockTime ) ) xSemaphoreTakeRecursive(xMutex,xBlockTime) xQueueTakeMutexRecursive( ( xMutex ), ( xBlockTime ) ) ÌxSemaphoreGive(xSemaphore) xQueueGenericSend( ( QueueHandle_t ) ( xSemaphore ), NULL, semGIVE_BLOCK_TIME, queueSEND_TO_BACK ) £xSemaphoreGiveRecursive(xMutex) xQueueGiveMutexRecursive( ( xMutex ) ) xSemaphoreGiveFromISR(xSemaphore,pxHigherPriorityTaskWoken) xQueueGiveFromISR( ( QueueHandle_t ) ( xSemaphore ), ( pxHigherPriorityTaskWoken ) ) £xSemaphoreTakeFromISR(xSemaphore,pxHigherPriorityTaskWoken) xQueueReceiveFromISR( ( QueueHandle_t ) ( xSemaphore ), NULL, ( pxHigherPriorityTaskWoken ) ) ßxSemaphoreCreateMutex() xQueueCreateMutex( queueQUEUE_TYPE_MUTEX ) äxSemaphoreCreateRecursiveMutex() xQueueCreateMutex( queueQUEUE_TYPE_RECURSIVE_MUTEX ) xSemaphoreCreateCounting(uxMaxCount,uxInitialCount) xQueueCreateCountingSemaphore( ( uxMaxCount ), ( uxInitialCount ) ) évSemaphoreDelete(xSemaphore) vQueueDelete( ( QueueHandle_t ) ( xSemaphore ) ) ûxSemaphoreGetMutexHolder(xSemaphore) xQueueGetMutexHolder( ( xSemaphore ) ) xSemaphoreGetMutexHolderFromISR(xSemaphore) xQueueGetMutexHolderFromISR( ( xSemaphore ) ) uxSemaphoreGetCount(xSemaphore) uxQueueMessagesWaiting( ( QueueHandle_t ) ( xSemaphore ) ) § uxSemaphoreGetCountFromISR(xSemaphore) uxQueueMessagesWaitingFromISR( ( QueueHandle_t ) ( xSemaphore ) ) T K ..\..\..\..\os\freertos\include\ semphr.h queue.h ø
|
..\..\..\..\os\freertos\include\semphr.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git-ble\BLE_PAN1070\01_SDK\nimble\samples\bluetooth\ble_central_periph_ota\keil_107x PSemaphoreHandle_t ò & 2 3 4 TIMERS_H '9tmrCOMMAND_EXECUTE_CALLBACK_FROM_ISR ( ( BaseType_t ) -2 ) :tmrCOMMAND_EXECUTE_CALLBACK ( ( BaseType_t ) -1 ) ;tmrCOMMAND_START_DONT_TRACE ( ( BaseType_t ) 0 ) <tmrCOMMAND_START ( ( BaseType_t ) 1 ) =tmrCOMMAND_RESET ( ( BaseType_t ) 2 ) >tmrCOMMAND_STOP ( ( BaseType_t ) 3 ) ?tmrCOMMAND_CHANGE_PERIOD ( ( BaseType_t ) 4 ) @tmrCOMMAND_DELETE ( ( BaseType_t ) 5 ) BtmrFIRST_FROM_ISR_COMMAND ( ( BaseType_t ) 6 ) CtmrCOMMAND_START_FROM_ISR ( ( BaseType_t ) 6 ) DtmrCOMMAND_RESET_FROM_ISR ( ( BaseType_t ) 7 ) EtmrCOMMAND_STOP_FROM_ISR ( ( BaseType_t ) 8 ) FtmrCOMMAND_CHANGE_PERIOD_FROM_ISR ( ( BaseType_t ) 9 ) ýxTimerStart(xTimer,xTicksToWait) xTimerGenericCommand( ( xTimer ), tmrCOMMAND_START, ( xTaskGetTickCount() ), NULL, ( xTicksToWait ) ) ¨xTimerStop(xTimer,xTicksToWait) xTimerGenericCommand( ( xTimer ), tmrCOMMAND_STOP, 0U, NULL, ( xTicksToWait ) ) ùxTimerChangePeriod(xTimer,xNewPeriod,xTicksToWait) xTimerGenericCommand( ( xTimer ), tmrCOMMAND_CHANGE_PERIOD, ( xNewPeriod ), NULL, ( xTicksToWait ) ) xTimerDelete(xTimer,xTicksToWait) xTimerGenericCommand( ( xTimer ), tmrCOMMAND_DELETE, 0U, NULL, ( xTicksToWait ) ) xTimerReset(xTimer,xTicksToWait) xTimerGenericCommand( ( xTimer ), tmrCOMMAND_RESET, ( xTaskGetTickCount() ), NULL, ( xTicksToWait ) ) ôxTimerStartFromISR(xTimer,pxHigherPriorityTaskWoken) xTimerGenericCommand( ( xTimer ), tmrCOMMAND_START_FROM_ISR, ( xTaskGetTickCountFromISR() ), ( pxHigherPriorityTaskWoken ), 0U ) ´xTimerStopFromISR(xTimer,pxHigherPriorityTaskWoken) xTimerGenericCommand( ( xTimer ), tmrCOMMAND_STOP_FROM_ISR, 0, ( pxHigherPriorityTaskWoken ), 0U ) þxTimerChangePeriodFromISR(xTimer,xNewPeriod,pxHigherPriorityTaskWoken) xTimerGenericCommand( ( xTimer ), tmrCOMMAND_CHANGE_PERIOD_FROM_ISR, ( xNewPeriod ), ( pxHigherPriorityTaskWoken ), 0U ) ÕxTimerResetFromISR(xTimer,pxHigherPriorityTaskWoken) xTimerGenericCommand( ( xTimer ), tmrCOMMAND_RESET_FROM_ISR, ( xTaskGetTickCountFromISR() ), ( pxHigherPriorityTaskWoken ), 0U ) T J ..\..\..\..\os\freertos\include\ timers.h task.h h
|
..\..\..\..\os\freertos\include\timers.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git-ble\BLE_PAN1070\01_SDK\nimble\samples\bluetooth\ble_central_periph_ota\keil_107x uvoid "Þ "YPTimerHandle_t IP"PTimerCallbackFunction_t UUPPendedFunction_t è [-tmrTimerControl "8OÕ%ì "MOç%ä %Y 6 7 8 _NPL_FREERTOS_H_ l b ..\..\..\..\host\nimble\porting\npl\freertos\include\nimble/ npl_freertos.h
|
..\..\..\..\host\nimble\porting\npl\freertos\include\nimble/npl_freertos.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git-ble\BLE_PAN1070\01_SDK\nimble\samples\bluetooth\ble_central_periph_ota\keil_107x : ; < _NIMBLE_NPL_OS_H_ &_Static_assert(__VA_ARGS__...) )BLE_NPL_OS_ALIGNMENT 4 +BLE_NPL_TIME_FOREVER portMAX_DELAY U
|
t j ..\..\..\..\host\nimble\porting\npl\freertos\include\ C:\Keil_v5\ARM\ARMCC\Bin\..\include\ ..\..\..\..\os\freertos\include\ ..\..\..\..\host\nimble\porting\npl\freertos\include\nimble/ nimble/nimble_npl_os.h assert.h stdint.h string.h FreeRTOS.h queue.h semphr.h task.h timers.h npl_freertos.h nimble_npl_os.h
|
..\..\..\..\host\nimble\porting\npl\freertos\include\nimble/nimble_npl_os.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git-ble\BLE_PAN1070\01_SDK\nimble\samples\bluetooth\ble_central_periph_ota\keil_107x _Bool uvoid " "
|
)¹ble_npl_eventq q ò # )óble_npl_callout handle ì # evq s# ev g # ")ble_npl_mutex handle Þ # )»ble_npl_sem handle Þ # ;ç Xble_npl_os_started a__result ; ^ble_npl_get_current_task_id a__result <À dble_npl_eventq_init $sevq "g ; jble_npl_eventq_get @$sevq $6 tmo a__result @ <ª pble_npl_eventq_put $sevq $@ev <× vble_npl_eventq_remove $sevq $@ev <ø |ble_npl_event_run $@ev ;² ble_npl_eventq_is_empty $sevq a__result <ä ble_npl_event_init $@ev $fn $arg ; ble_npl_event_is_queued $@ev a__result ;Ô ble_npl_event_get_arg $@ev a__result < ble_npl_event_set_arg $@ev $arg ;º £ble_npl_mutex_init 1 $:mu a__result 1 "w; ©ble_npl_mutex_pend 1 $:mu $6 timeout a__result 1 ;½ ¯ble_npl_mutex_release 1 $:mu a__result 1 ;
|
µble_npl_sem_init 1 $sem $I tokens a__result 1 ";È
|
»ble_npl_sem_pend 1 $sem $6 timeout a__result 1 ; Áble_npl_sem_release 1 $sem a__result 1 ;¾ Çble_npl_sem_get_count I $sem a__result I < Íble_npl_callout_init $ co $sevq $ev_cb $ev_arg "9;É Ôble_npl_callout_reset 1 $ co $6 ticks a__result 1 <î Úble_npl_callout_stop $ co ;© àble_npl_callout_is_active $ co a__result ;ä æble_npl_callout_get_ticks 6 $ co a__result 6 ;® ìble_npl_callout_remaining_ticks 6 $ co $6 time a__result 6 <Þ óble_npl_callout_set_arg $ co $arg ; ùble_npl_time_get 6 a__result 6 ;× ÿble_npl_time_ms_to_ticks 1 $Y ms $×out_ticks a__result 1 "Y ;«
ble_npl_time_ticks_to_ms 1 $Y ticks $×out_ms a__result 1 ;é ble_npl_time_ms_to_ticks32 6 $Y ms a__result 6 ;¬ ble_npl_time_ticks_to_ms32 Y $6 ticks a__result Y <Ò ble_npl_time_delay $6 ticks ; ¥ble_npl_hw_enter_critical Y a__result Y <¶ ¬ble_npl_hw_exit_critical $Y ctx Pble_npl_time_t Y 3Pble_npl_stime_t 4)ble_npl_event queued # fn # arg # > ? @ _NIMBLE_NPL_H_ 5 ø ì ..\..\..\..\host\nimble\nimble\include\nimble/ C:\Keil_v5\ARM\ARMCC\Bin\..\include\ ..\..\..\..\host\nimble\porting\npl\freertos\include\ nimble_npl.h stdbool.h stddef.h stdint.h nimble/nimble_npl_os.h H
|
..\..\..\..\host\nimble\nimble\include\nimble/nimble_npl.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git-ble\BLE_PAN1070\01_SDK\nimble\samples\bluetooth\ble_central_periph_ota\keil_107x O%@ "g Pble_npl_event_fn ð ±ble_npl_error BLE_NPL_OK BLE_NPL_ENOMEM BLE_NPL_EINVAL BLE_NPL_INVALID_PARAM BLE_NPL_MEM_NOT_ALIGNED BLE_NPL_BAD_MUTEX BLE_NPL_TIMEOUT BLE_NPL_ERR_IN_ISR BLE_NPL_ERR_PRIV BLE_NPL_OS_NOT_STARTED BLE_NPL_ENOENT
|
BLE_NPL_EBUSY BLE_NPL_ERROR Pble_npl_error_t 2 B C D H_ENDIAN_ os_bswap_64(x) ((uint64_t) ((((x) & 0xff00000000000000ull) >> 56) | (((x) & 0x00ff000000000000ull) >> 40) | (((x) & 0x0000ff0000000000ull) >> 24) | (((x) & 0x000000ff00000000ull) >> 8) | (((x) & 0x00000000ff000000ull) << 8) | (((x) & 0x0000000000ff0000ull) << 24) | (((x) & 0x000000000000ff00ull) << 40) | (((x) & 0x00000000000000ffull) << 56))) +os_bswap_32(x) ((uint32_t) ((((x) & 0xff000000) >> 24) | (((x) & 0x00ff0000) >> 8) | (((x) & 0x0000ff00) << 8) | (((x) & 0x000000ff) << 24))) 3os_bswap_16(x) ((uint16_t) ((((x) & 0xff00) >> 8) | (((x) & 0x00ff) << 8)))
ntohll(x) os_bswap_64(x) htonll ntohll ntohl(x) os_bswap_32(x) htonl ntohl htons(x) os_bswap_16(x) ntohs htons htobe16(x) os_bswap_16(x) ¡htole16(x) ((uint16_t)(x)) ¥be16toh(x) os_bswap_16(x) ©le16toh(x) ((uint16_t)(x)) htobe32(x) os_bswap_32(x) ±htole32(x) ((uint32_t)(x)) µbe32toh(x) os_bswap_32(x) ¹le32toh(x) ((uint32_t)(x)) ½htobe64(x) os_bswap_64(x) Áhtole64(x) ((uint64_t)(x)) Åbe64toh(x) os_bswap_64(x) Éle64toh(x) ((uint64_t)(x))
..\..\..\..\host\nimble\porting\nimble\include\ C:\Keil_v5\ARM\ARMCC\Bin\..\include\ os/endian.h inttypes.h ð
|
..\..\..\..\host\nimble\porting\nimble\include\os/endian.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git-ble\BLE_PAN1070\01_SDK\nimble\samples\bluetooth\ble_central_periph_ota\keil_107x F G H "_QUEUE_H_ rSLIST_HEAD(name,type) struct name { struct type *slh_first; } wSLIST_HEAD_INITIALIZER(head) { NULL } zSLIST_ENTRY(type) struct { struct type *sle_next; } SLIST_EMPTY(head) ((head)->slh_first == NULL) SLIST_FIRST(head) ((head)->slh_first) SLIST_FOREACH(var,head,field) for ((var) = SLIST_FIRST((head)); (var); (var) = SLIST_NEXT((var), field)) SLIST_INIT(head) do { SLIST_FIRST((head)) = NULL; } while (0) SLIST_INSERT_AFTER(slistelm,elm,field) do { SLIST_NEXT((elm), field) = SLIST_NEXT((slistelm), field); SLIST_NEXT((slistelm), field) = (elm); } while (0) SLIST_INSERT_HEAD(head,elm,field) do { SLIST_NEXT((elm), field) = SLIST_FIRST((head)); SLIST_FIRST((head)) = (elm); } while (0) SLIST_NEXT(elm,field) ((elm)->field.sle_next) SLIST_REMOVE(head,elm,type,field) do { if (SLIST_FIRST((head)) == (elm)) { SLIST_REMOVE_HEAD((head), field); } else { struct type *curelm = SLIST_FIRST((head)); while (SLIST_NEXT(curelm, field) != (elm)) curelm = SLIST_NEXT(curelm, field); SLIST_NEXT(curelm, field) = SLIST_NEXT(SLIST_NEXT(curelm, field), field); } } while (0) ¨SLIST_REMOVE_HEAD(head,field) do { SLIST_FIRST((head)) = SLIST_NEXT(SLIST_FIRST((head)), field); } while (0) ¯STAILQ_HEAD(name,type) struct name { struct type *stqh_first; struct type **stqh_last; } µSTAILQ_HEAD_INITIALIZER(head) { NULL, &(head).stqh_first } ¸STAILQ_ENTRY(type) struct { struct type *stqe_next; } ÀSTAILQ_EMPTY(head) ((head)->stqh_first == NULL) ÂSTAILQ_FIRST(head) ((head)->stqh_first) ÄSTAILQ_FOREACH(var,head,field) for((var) = STAILQ_FIRST((head)); (var); (var) = STAILQ_NEXT((var), field)) ÉSTAILQ_INIT(head) do { STAILQ_FIRST((head)) = NULL; (head)->stqh_last = &STAILQ_FIRST((head)); } while (0) ÎSTAILQ_INSERT_AFTER(head,tqelm,elm,field) do { if ((STAILQ_NEXT((elm), field) = STAILQ_NEXT((tqelm), field)) == NULL) (head)->stqh_last = &STAILQ_NEXT((elm), field); STAILQ_NEXT((tqelm), field) = (elm); } while (0) ÔSTAILQ_INSERT_HEAD(head,elm,field) do { if ((STAILQ_NEXT((elm), field) = STAILQ_FIRST((head))) == NULL) (head)->stqh_last = &STAILQ_NEXT((elm), field); STAILQ_FIRST((head)) = (elm); } while (0) ÚSTAILQ_INSERT_TAIL(head,elm,field) do { STAILQ_NEXT((elm), field) = NULL; *(head)->stqh_last = (elm); (head)->stqh_last = &STAILQ_NEXT((elm), field); } while (0) àSTAILQ_LAST(head,type,field) (STAILQ_EMPTY(head) ? NULL : ((struct type *) ((char *)((head)->stqh_last) - offsetof(struct type, field)))) æSTAILQ_NEXT(elm,field) ((elm)->field.stqe_next) èSTAILQ_REMOVE(head,elm,type,field) do { if (STAILQ_FIRST((head)) == (elm)) { STAILQ_REMOVE_HEAD(head, field); } else { struct type *curelm = STAILQ_FIRST((head)); while (STAILQ_NEXT(curelm, field) != (elm)) curelm = STAILQ_NEXT(curelm, field); if ((STAILQ_NEXT(curelm, field) = STAILQ_NEXT(STAILQ_NEXT(curelm, field), field)) == NULL) (head)->stqh_last = &STAILQ_NEXT((curelm), field); } } while (0) öSTAILQ_REMOVE_HEAD(head,field) do { if ((STAILQ_FIRST((head)) = STAILQ_NEXT(STAILQ_FIRST((head)), field)) == NULL) (head)->stqh_last = &STAILQ_FIRST((head)); } while (0) üSTAILQ_REMOVE_HEAD_UNTIL(head,elm,field) do { if ((STAILQ_FIRST((head)) = STAILQ_NEXT((elm), field)) == NULL) (head)->stqh_last = &STAILQ_FIRST((head)); } while (0) STAILQ_REMOVE_AFTER(head,elm,field) do { if ((STAILQ_NEXT(elm, field) = STAILQ_NEXT(STAILQ_NEXT(elm, field), field)) == NULL) (head)->stqh_last = &STAILQ_NEXT((elm), field); } while (0) LIST_HEAD(name,type) struct name { struct type *lh_first; } LIST_HEAD_INITIALIZER(head) { NULL } LIST_ENTRY(type) struct { struct type *le_next; struct type **le_prev; } LIST_EMPTY(head) ((head)->lh_first == NULL) LIST_FIRST(head) ((head)->lh_first) LIST_FOREACH(var,head,field) for ((var) = LIST_FIRST((head)); (var); (var) = LIST_NEXT((var), field)) ¥LIST_INIT(head) do { LIST_FIRST((head)) = NULL; } while (0) ©LIST_INSERT_AFTER(listelm,elm,field) do { if ((LIST_NEXT((elm), field) = LIST_NEXT((listelm), field)) != NULL) LIST_NEXT((listelm), field)->field.le_prev = &LIST_NEXT((elm), field); LIST_NEXT((listelm), field) = (elm); (elm)->field.le_prev = &LIST_NEXT((listelm), field); } while (0) ±LIST_INSERT_BEFORE(listelm,elm,field) do { (elm)->field.le_prev = (listelm)->field.le_prev; LIST_NEXT((elm), field) = (listelm); *(listelm)->field.le_prev = (elm); (listelm)->field.le_prev = &LIST_NEXT((elm), field); } while (0) ¸LIST_INSERT_HEAD(head,elm,field) do { if ((LIST_NEXT((elm), field) = LIST_FIRST((head))) != NULL) LIST_FIRST((head))->field.le_prev = &LIST_NEXT((elm), field); LIST_FIRST((head)) = (elm); (elm)->field.le_prev = &LIST_FIRST((head)); } while (0) ¿LIST_NEXT(elm,field) ((elm)->field.le_next) ÁLIST_REMOVE(elm,field) do { if (LIST_NEXT((elm), field) != NULL) LIST_NEXT((elm), field)->field.le_prev = (elm)->field.le_prev; *(elm)->field.le_prev = LIST_NEXT((elm), field); } while (0) ËTAILQ_HEAD(name,type) struct name { struct type *tqh_first; struct type **tqh_last; } ÑTAILQ_HEAD_INITIALIZER(head) { NULL, &(head).tqh_first } ÔTAILQ_ENTRY(type) struct { struct type *tqe_next; struct type **tqe_prev; } ÝTAILQ_EMPTY(head) ((head)->tqh_first == NULL) ßTAILQ_FIRST(head) ((head)->tqh_first) áTAILQ_FOREACH(var,head,field) for ((var) = TAILQ_FIRST((head)); (var); (var) = TAILQ_NEXT((var), field)) æTAILQ_FOREACH_REVERSE(var,head,headname,field) for ((var) = TAILQ_LAST((head), headname); (var); (var) = TAILQ_PREV((var), headname, field)) ëTAILQ_INIT(head) do { TAILQ_FIRST((head)) = NULL; (head)->tqh_last = &TAILQ_FIRST((head)); } while (0) ðTAILQ_INSERT_AFTER(head,listelm,elm,field) do { if ((TAILQ_NEXT((elm), field) = TAILQ_NEXT((listelm), field)) != NULL) TAILQ_NEXT((elm), field)->field.tqe_prev = &TAILQ_NEXT((elm), field); else (head)->tqh_last = &TAILQ_NEXT((elm), field); TAILQ_NEXT((listelm), field) = (elm); (elm)->field.tqe_prev = &TAILQ_NEXT((listelm), field); } while (0) úTAILQ_INSERT_BEFORE(listelm,elm,field) do { (elm)->field.tqe_prev = (listelm)->field.tqe_prev; TAILQ_NEXT((elm), field) = (listelm); *(listelm)->field.tqe_prev = (elm); (listelm)->field.tqe_prev = &TAILQ_NEXT((elm), field); } while (0) TAILQ_INSERT_HEAD(head,elm,field) do { if ((TAILQ_NEXT((elm), field) = TAILQ_FIRST((head))) != NULL) TAILQ_FIRST((head))->field.tqe_prev = &TAILQ_NEXT((elm), field); else (head)->tqh_last = &TAILQ_NEXT((elm), field); TAILQ_FIRST((head)) = (elm); (elm)->field.tqe_prev = &TAILQ_FIRST((head)); } while (0) TAILQ_INSERT_TAIL(head,elm,field) do { TAILQ_NEXT((elm), field) = NULL; (elm)->field.tqe_prev = (head)->tqh_last; *(head)->tqh_last = (elm); (head)->tqh_last = &TAILQ_NEXT((elm), field); } while (0) TAILQ_LAST(head,headname) (*(((struct headname *)((head)->tqh_last))->tqh_last)) TAILQ_NEXT(elm,field) ((elm)->field.tqe_next) TAILQ_PREV(elm,headname,field) (*(((struct headname *)((elm)->field.tqe_prev))->tqh_last)) TAILQ_REMOVE(head,elm,field) do { if ((TAILQ_NEXT((elm), field)) != NULL) TAILQ_NEXT((elm), field)->field.tqe_prev = (elm)->field.tqe_prev; else (head)->tqh_last = (elm)->field.tqe_prev; *(elm)->field.tqe_prev = TAILQ_NEXT((elm), field); } while (0) ¦CIRCLEQ_HEAD(name,type) struct name { struct type *cqh_first; struct type *cqh_last; } ¬CIRCLEQ_HEAD_INITIALIZER(head) { (void *)&(head), (void *)&(head) } ¯CIRCLEQ_ENTRY(type) struct { struct type *cqe_next; struct type *cqe_prev; } ¸CIRCLEQ_EMPTY(head) ((head)->cqh_first == (void *)(head)) ºCIRCLEQ_FIRST(head) ((head)->cqh_first) ¼CIRCLEQ_FOREACH(var,head,field) for ((var) = CIRCLEQ_FIRST((head)); (var) != (void *)(head) || ((var) = NULL); (var) = CIRCLEQ_NEXT((var), field)) ÁCIRCLEQ_FOREACH_REVERSE(var,head,field) for ((var) = CIRCLEQ_LAST((head)); (var) != (void *)(head) || ((var) = NULL); (var) = CIRCLEQ_PREV((var), field)) ÆCIRCLEQ_INIT(head) do { CIRCLEQ_FIRST((head)) = (void *)(head); CIRCLEQ_LAST((head)) = (void *)(head); } while (0) ËCIRCLEQ_INSERT_AFTER(head,listelm,elm,field) do { CIRCLEQ_NEXT((elm), field) = CIRCLEQ_NEXT((listelm), field); CIRCLEQ_PREV((elm), field) = (listelm); if (CIRCLEQ_NEXT((listelm), field) == (void *)(head)) CIRCLEQ_LAST((head)) = (elm); else CIRCLEQ_PREV(CIRCLEQ_NEXT((listelm), field), field) = (elm); CIRCLEQ_NEXT((listelm), field) = (elm); } while (0) ÕCIRCLEQ_INSERT_BEFORE(head,listelm,elm,field) do { CIRCLEQ_NEXT((elm), field) = (listelm); CIRCLEQ_PREV((elm), field) = CIRCLEQ_PREV((listelm), field); if (CIRCLEQ_PREV((listelm), field) == (void *)(head)) CIRCLEQ_FIRST((head)) = (elm); else CIRCLEQ_NEXT(CIRCLEQ_PREV((listelm), field), field) = (elm); CIRCLEQ_PREV((listelm), field) = (elm); } while (0) ßCIRCLEQ_INSERT_HEAD(head,elm,field) do { CIRCLEQ_NEXT((elm), field) = CIRCLEQ_FIRST((head)); CIRCLEQ_PREV((elm), field) = (void *)(head); if (CIRCLEQ_LAST((head)) == (void *)(head)) CIRCLEQ_LAST((head)) = (elm); else CIRCLEQ_PREV(CIRCLEQ_FIRST((head)), field) = (elm); CIRCLEQ_FIRST((head)) = (elm); } while (0) éCIRCLEQ_INSERT_TAIL(head,elm,field) do { CIRCLEQ_NEXT((elm), field) = (void *)(head); CIRCLEQ_PREV((elm), field) = CIRCLEQ_LAST((head)); if (CIRCLEQ_FIRST((head)) == (void *)(head)) CIRCLEQ_FIRST((head)) = (elm); else CIRCLEQ_NEXT(CIRCLEQ_LAST((head)), field) = (elm); CIRCLEQ_LAST((head)) = (elm); } while (0) óCIRCLEQ_LAST(head) ((head)->cqh_last) õCIRCLEQ_NEXT(elm,field) ((elm)->field.cqe_next) ÷CIRCLEQ_PREV(elm,field) ((elm)->field.cqe_prev) ùCIRCLEQ_REMOVE(head,elm,field) do { if (CIRCLEQ_NEXT((elm), field) == (void *)(head)) CIRCLEQ_LAST((head)) = CIRCLEQ_PREV((elm), field); else CIRCLEQ_PREV(CIRCLEQ_NEXT((elm), field), field) = CIRCLEQ_PREV((elm), field); if (CIRCLEQ_PREV((elm), field) == (void *)(head)) CIRCLEQ_FIRST((head)) = CIRCLEQ_NEXT((elm), field); else CIRCLEQ_NEXT(CIRCLEQ_PREV((elm), field), field) = CIRCLEQ_NEXT((elm), field); } while (0) \ Q ..\..\..\..\host\nimble\porting\nimble\include\ os/queue.h ð
|
..\..\..\..\host\nimble\porting\nimble\include\os/queue.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git-ble\BLE_PAN1070\01_SDK\nimble\samples\bluetooth\ble_central_periph_ota\keil_107x J K L _OS_H min(a,b) ((a)<(b)?(a):(b)) "max(a,b) ((a)>(b)?(a):(b)) %&(OS_ALIGN(__n,__a) ( (((__n) & ((__a) - 1)) == 0) ? (__n) : ((__n) + ((__a) - ((__n) & ((__a) - 1)))) ) -OS_ALIGNMENT (BLE_NPL_OS_ALIGNMENT) 0OS_ENTER_CRITICAL(_sr) (_sr = ble_npl_hw_enter_critical()) 1OS_EXIT_CRITICAL(_sr) (ble_npl_hw_exit_critical(_sr)) 2OS_ASSERT_CRITICAL() assert(ble_npl_hw_is_in_critical()) 56789 <
|
=nimble_mem_alloc(size) pvPortMalloc(size) >nimble_mem_free(p) vPortFree(p) d Z ..\..\..\..\host\nimble\porting\nimble\include\ C:\Keil_v5\ARM\ARMCC\Bin\..\include\ ..\..\..\..\config\ ..\..\..\..\host\nimble\nimble\include\ ..\..\..\..\utilities\ os/os.h assert.h nimble_syscfg.h nimble/nimble_npl.h os/endian.h os/queue.h os/os_error.h os/os_mbuf.h os/os_mempool.h utility.h ü
|
..\..\..\..\host\nimble\porting\nimble\include\os/os.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git-ble\BLE_PAN1070\01_SDK\nimble\samples\bluetooth\ble_central_periph_ota\keil_107x Pos_sr_t Y / N O P H_OS_ERROR_ h _ ..\..\..\..\host\nimble\porting\nimble\include\ os/os_error.h os/os.h Ô
|
..\..\..\..\host\nimble\porting\nimble\include\os/os_error.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git-ble\BLE_PAN1070\01_SDK\nimble\samples\bluetooth\ble_central_periph_ota\keil_107x Áos_error OS_OK OS_ENOMEM OS_EINVAL OS_INVALID_PARM OS_MEM_NOT_ALIGNED OS_BAD_MUTEX OS_TIMEOUT OS_ERR_IN_ISR OS_ERR_PRIV OS_NOT_STARTED OS_ENOENT
|
OS_EBUSY OS_ERROR Pos_error_t ò . R S T _OS_MBUF_H |OS_MBUF_F_MASK(__n) (1 << (__n)) OS_MBUF_IS_PKTHDR(__om) ((__om)->om_pkthdr_len >= sizeof (struct os_mbuf_pkthdr)) OS_MBUF_PKTHDR(__om) ((struct os_mbuf_pkthdr *) (void *)((uint8_t *)&(__om)->om_data + sizeof(struct os_mbuf))) OS_MBUF_PKTHDR_TO_MBUF(__hdr) (struct os_mbuf *)(void *)((uint8_t *)(__hdr) - sizeof(struct os_mbuf)) OS_MBUF_PKTLEN(__om) (OS_MBUF_PKTHDR(__om)->omp_len) OS_MBUF_DATA(__om,__type) (__type) ((__om)->om_data) ¢OS_MBUF_USRHDR(om) (void *)((uint8_t *)om + sizeof (struct os_mbuf) + sizeof (struct os_mbuf_pkthdr)) «OS_MBUF_USRHDR_LEN(om) ((om)->om_pkthdr_len - sizeof (struct os_mbuf_pkthdr)) ÑOS_MBUF_LEADINGSPACE(__om) _os_mbuf_leadingspace(__om) íOS_MBUF_TRAILINGSPACE(__om) _os_mbuf_trailingspace(__om) h ^ ..\..\..\..\host\nimble\porting\nimble\include\ os/os_mbuf.h os/os.h p
|
..\..\..\..\host\nimble\porting\nimble\include\os/os_mbuf.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git-ble\BLE_PAN1070\01_SDK\nimble\samples\bluetooth\ble_central_periph_ota\keil_107x *" stqe_next õ # )Üos_mbuf_pool omp_databuf_len I # " omp_pool 5# omp_next ñ # *ö"v stqe_next `# )¾os_mbuf_pkthdr omp_len I # omp_flags I # omp_next \# *×"× sle_next Â# )åos_mbuf om_data e# om_flags : # om_pkthdr_len : # om_len I # om_omp k# om_next ¾# Ò: om_databuf H# ": " * stqh_first # stqh_last # "v")Ìos_mqueue mq_head o# mq_ev g # ;©µ_os_mbuf_leadingspace I $)om a__result I \startoff I \leadingspace I "×;ñØ_os_mbuf_trailingspace I $)om a__result I \omp k V W X _OS_MEMPOOL_H_ !POS_MEMPOOL_F_EXT 0x01 qOS_MEMPOOL_INFO_NAME_LEN (32) OS_MEMPOOL_BLOCK_SZ(sz) (sz) §OS_MEMPOOL_SIZE(n,blksize) ((((blksize) + ((OS_ALIGNMENT)-1)) / (OS_ALIGNMENT)) * (n)) ªOS_MEMPOOL_BYTES(n,blksize) (sizeof (os_membuf_t) * OS_MEMPOOL_SIZE((n), (blksize))) ¬ ¡ ..\..\..\..\host\nimble\porting\nimble\include\ C:\Keil_v5\ARM\ARMCC\Bin\..\include\ os/os_mempool.h stdbool.h os/os.h os/queue.h H
|
..\..\..\..\host\nimble\porting\nimble\include\os/os_mempool.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git-ble\BLE_PAN1070\01_SDK\nimble\samples\bluetooth\ble_central_periph_ota\keil_107x char uvoid int "ô N¦Á %&%&%&"C "ü Pos_mempool_put_fn f)os_mempool_ext $ mpe_mp # mpe_put_cb # mpe_put_arg &# "*)os_mempool_info 0 omi_block_size # omi_num_blocks # omi_num_free # omi_min_free # ÿô omi_name ö# Pos_membuf_t Y "C*Ã"C sle_next .# )ãos_memblock mb_next *# *û stqe_next 5 # * slh_first # "C)Êos_mempool mp_block_size Y # mp_num_blocks I # mp_num_free I # mp_min_free I # mp_flags : #
|
mp_membuf_addr Y # mp_list c# {# name # Z [ \ BYTES_H p f ..\..\..\..\utilities\ C:\Keil_v5\ARM\ARMCC\Bin\..\include\ bytes.h stdint.h Ô
|
..\..\..\..\utilities\bytes.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git-ble\BLE_PAN1070\01_SDK\nimble\samples\bluetooth\ble_central_periph_ota\keil_107x ^ _ ` OS_WRAPPER OS_MS_TO_TICK(ms) pdMS_TO_TICKS(ms) OS_TICK_TO_MS(t) ((t) * 1000/configTICK_RATE_HZ) È ¼ ..\..\..\..\utilities\ C:\Keil_v5\ARM\ARMCC\Bin\..\include\ ..\..\..\..\os\freertos\include\ os_wrapper.h stdint.h FreeRTOS.h task.h semphr.h timers.h Ø
|
..\..\..\..\utilities\os_wrapper.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git-ble\BLE_PAN1070\01_SDK\nimble\samples\bluetooth\ble_central_periph_ota\keil_107x b c d UTILITY_H CRITICAL_REGION_ENTER(state) state = critical_region_enter() CRITICAL_REGION_EXIT(state) critical_region_exit(state) ..\..\..\..\utilities\ C:\Keil_v5\ARM\ARMCC\Bin\..\include\ utility.h stdint.h stdbool.h bytes.h os_wrapper.h Ô
|
..\..\..\..\utilities\utility.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git-ble\BLE_PAN1070\01_SDK\nimble\samples\bluetooth\ble_central_periph_ota\keil_107x f g h i H_BLE_ !BLE_ADV_INSTANCES (MYNEWT_VAL(BLE_MULTI_ADV_INSTANCES) + 1) $BLE_ENC_BLOCK_SIZE (16) 'BLE_ACL_MAX_PKT_SIZE 255 [BLE_MBUF_HDR_F_CONNECT_IND_TXD (0x4000) \BLE_MBUF_HDR_F_CONNECT_REQ_TXD (0x4000) ]BLE_MBUF_HDR_F_CONNECT_RSP_RXD (0x0008) ^BLE_MBUF_HDR_F_CONN_CREDIT (0x8000) _BLE_MBUF_HDR_F_IGNORED (0x8000) `BLE_MBUF_HDR_F_CONN_CREDIT_INT (0x4000) aBLE_MBUF_HDR_F_SCAN_REQ_TXD (0x4000) bBLE_MBUF_HDR_F_INITA_RESOLVED (0x2000) cBLE_MBUF_HDR_F_TARGETA_RESOLVED (0x2000) dBLE_MBUF_HDR_F_EXT_ADV_SEC (0x1000) eBLE_MBUF_HDR_F_EXT_ADV (0x0800) fBLE_MBUF_HDR_F_RESOLVED (0x0400) gBLE_MBUF_HDR_F_AUX_PTR_WAIT (0x0200) hBLE_MBUF_HDR_F_AUX_INVALID (0x0100) iBLE_MBUF_HDR_F_CRC_OK (0x0080) jBLE_MBUF_HDR_F_DEVMATCH (0x0040) kBLE_MBUF_HDR_F_MIC_FAILURE (0x0020) lBLE_MBUF_HDR_F_SCAN_RSP_TXD (0x0010) mBLE_MBUF_HDR_F_SCAN_RSP_RXD (0x0008) nBLE_MBUF_HDR_F_RXSTATE_MASK (0x0007) BLE_MBUF_HDR_IGNORED(hdr) (!!((hdr)->rxinfo.flags & BLE_MBUF_HDR_F_IGNORED)) BLE_MBUF_HDR_SCAN_REQ_TXD(hdr) (!!((hdr)->rxinfo.flags & BLE_MBUF_HDR_F_SCAN_REQ_TXD)) BLE_MBUF_HDR_EXT_ADV_SEC(hdr) (!!((hdr)->rxinfo.flags & BLE_MBUF_HDR_F_EXT_ADV_SEC)) BLE_MBUF_HDR_EXT_ADV(hdr) (!!((hdr)->rxinfo.flags & BLE_MBUF_HDR_F_EXT_ADV)) BLE_MBUF_HDR_DEVMATCH(hdr) (!!((hdr)->rxinfo.flags & BLE_MBUF_HDR_F_DEVMATCH)) BLE_MBUF_HDR_SCAN_RSP_RXD(hdr) (!!((hdr)->rxinfo.flags & BLE_MBUF_HDR_F_SCAN_RSP_RXD)) BLE_MBUF_HDR_AUX_INVALID(hdr) (!!((hdr)->rxinfo.flags & BLE_MBUF_HDR_F_AUX_INVALID)) BLE_MBUF_HDR_WAIT_AUX(hdr) (!!((hdr)->rxinfo.flags & BLE_MBUF_HDR_F_AUX_PTR_WAIT)) BLE_MBUF_HDR_CRC_OK(hdr) (!!((hdr)->rxinfo.flags & BLE_MBUF_HDR_F_CRC_OK)) BLE_MBUF_HDR_MIC_FAILURE(hdr) (!!((hdr)->rxinfo.flags & BLE_MBUF_HDR_F_MIC_FAILURE)) ¡BLE_MBUF_HDR_RESOLVED(hdr) (!!((hdr)->rxinfo.flags & BLE_MBUF_HDR_F_RESOLVED)) ¤BLE_MBUF_HDR_INITA_RESOLVED(hdr) (!!((hdr)->rxinfo.flags & BLE_MBUF_HDR_F_INITA_RESOLVED)) §BLE_MBUF_HDR_TARGETA_RESOLVED(hdr) (!!((hdr)->rxinfo.flags & BLE_MBUF_HDR_F_TARGETA_RESOLVED)) ªBLE_MBUF_HDR_RX_STATE(hdr) ((uint8_t)((hdr)->rxinfo.flags & BLE_MBUF_HDR_F_RXSTATE_MASK)) BLE_MBUF_HDR_PTR(om) (struct ble_mbuf_hdr *)((uint8_t *)om + sizeof(struct os_mbuf) + sizeof(struct os_mbuf_pkthdr)) ²BLE_MBUF_PKTHDR_OVERHEAD (sizeof(struct os_mbuf_pkthdr) + sizeof(struct ble_mbuf_hdr)) µBLE_MBUF_MEMBLOCK_OVERHEAD (sizeof(struct os_mbuf) + BLE_MBUF_PKTHDR_OVERHEAD) ¹BLE_MBUF_HS_HDR_LEN (2) »BLE_DEV_ADDR_LEN (6) BLE_HW_ERR_DO_NOT_USE (0) BLE_HW_ERR_HCI_SYNC_LOSS (1) BLE_OWN_ADDR_PUBLIC (0x00) BLE_OWN_ADDR_RANDOM (0x01) BLE_OWN_ADDR_RPA_PUBLIC_DEFAULT (0x02) BLE_OWN_ADDR_RPA_RANDOM_DEFAULT (0x03) BLE_ADDR_PUBLIC (0x00) BLE_ADDR_RANDOM (0x01) BLE_ADDR_PUBLIC_ID (0x02) BLE_ADDR_RANDOM_ID (0x03) BLE_ADDR_ANY (&(ble_addr_t) { 0, {0, 0, 0, 0, 0, 0} }) BLE_ADDR_IS_RPA(addr) (((addr)->type == BLE_ADDR_RANDOM) && ((addr)->val[5] & 0xc0) == 0x40) BLE_ADDR_IS_NRPA(addr) (((addr)->type == BLE_ADDR_RANDOM) && ((addr)->val[5] & 0xc0) == 0x00) ¢BLE_ADDR_IS_STATIC(addr) (((addr)->type == BLE_ADDR_RANDOM) && ((addr)->val[5] & 0xc0) == 0xc0) ø ì ..\..\..\..\host\nimble\nimble\include\nimble/ C:\Keil_v5\ARM\ARMCC\Bin\..\include\ ..\..\..\..\config\ ..\..\..\..\host\nimble\porting\nimble\include\ ble.h inttypes.h string.h nimble_syscfg.h os/os.h
|
|
..\..\..\..\host\nimble\nimble\include\nimble/ble.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git-ble\BLE_PAN1070\01_SDK\nimble\samples\bluetooth\ble_central_periph_ota\keil_107x int ;±«ble_addr_cmp é $5a $5b a__result é \type_diff é Ì "1)¤ble_encryption_block 0Ý: key R# ó: plain_text h#: cipher_text
# )ble_mbuf_hdr_rxinfo flags I # channel : # handle : # rssi ÿ # phy ÿ # phy_mode : # )öble_mbuf_hdr_txinfo flags : # hdr_byte : # offset I # pyld_len I # S rxinfo ¤ txinfo )Óble_mbuf_hdr v# beg_cputime Y # rem_usecs Y # £ble_error_codes BLE_ERR_SUCCESS BLE_ERR_UNKNOWN_HCI_CMD BLE_ERR_UNK_CONN_ID BLE_ERR_HW_FAIL BLE_ERR_PAGE_TMO BLE_ERR_AUTH_FAIL BLE_ERR_PINKEY_MISSING BLE_ERR_MEM_CAPACITY BLE_ERR_CONN_SPVN_TMO BLE_ERR_CONN_LIMIT BLE_ERR_SYNCH_CONN_LIMIT
|
BLE_ERR_ACL_CONN_EXISTS BLE_ERR_CMD_DISALLOWED BLE_ERR_CONN_REJ_RESOURCES BLE_ERR_CONN_REJ_SECURITY BLE_ERR_CONN_REJ_BD_ADDR BLE_ERR_CONN_ACCEPT_TMO BLE_ERR_UNSUPPORTED BLE_ERR_INV_HCI_CMD_PARMS BLE_ERR_REM_USER_CONN_TERM BLE_ERR_RD_CONN_TERM_RESRCS BLE_ERR_RD_CONN_TERM_PWROFF BLE_ERR_CONN_TERM_LOCAL BLE_ERR_REPEATED_ATTEMPTS BLE_ERR_NO_PAIRING BLE_ERR_UNK_LMP BLE_ERR_UNSUPP_REM_FEATURE BLE_ERR_SCO_OFFSET BLE_ERR_SCO_ITVL BLE_ERR_SCO_AIR_MODE BLE_ERR_INV_LMP_LL_PARM BLE_ERR_UNSPECIFIED BLE_ERR_UNSUPP_LMP_LL_PARM BLE_ERR_NO_ROLE_CHANGE !BLE_ERR_LMP_LL_RSP_TMO "BLE_ERR_LMP_COLLISION #BLE_ERR_LMP_PDU $BLE_ERR_ENCRYPTION_MODE %BLE_ERR_LINK_KEY_CHANGE &BLE_ERR_UNSUPP_QOS 'BLE_ERR_INSTANT_PASSED (BLE_ERR_UNIT_KEY_PAIRING )BLE_ERR_DIFF_TRANS_COLL *BLE_ERR_QOS_PARM ,BLE_ERR_QOS_REJECTED -BLE_ERR_CHAN_CLASS .BLE_ERR_INSUFFICIENT_SEC /BLE_ERR_PARM_OUT_OF_RANGE 0BLE_ERR_PENDING_ROLE_SW 2BLE_ERR_RESERVED_SLOT 4BLE_ERR_ROLE_SW_FAIL 5BLE_ERR_INQ_RSP_TOO_BIG 6BLE_ERR_SEC_SIMPLE_PAIR 7BLE_ERR_HOST_BUSY_PAIR 8BLE_ERR_CONN_REJ_CHANNEL 9BLE_ERR_CTLR_BUSY :BLE_ERR_CONN_PARMS ;BLE_ERR_DIR_ADV_TMO <BLE_ERR_CONN_TERM_MIC =BLE_ERR_CONN_ESTABLISHMENT >BLE_ERR_MAC_CONN_FAIL ?BLE_ERR_COARSE_CLK_ADJ @BLE_ERR_TYPE0_SUBMAP_NDEF ABLE_ERR_UNK_ADV_INDENT BBLE_ERR_LIMIT_REACHED CBLE_ERR_OPERATION_CANCELLED DBLE_ERR_PACKET_TOO_LONG EBLE_ERR_MAX ÿ *Ì type : # À: val µ # Pble_addr_t £ ¨ê: qg_dev_addr ß : qg_random_addr û /
|
ê g_dev_addr
|
g_random_addr k l m H_NIMBLE_TRANSPORT_IMPL_ l ` ..\..\..\..\host\nimble\nimble\transport\include\ nimble/transport_impl.h ü
|
..\..\..\..\host\nimble\nimble\transport\include\nimble/transport_impl.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git-ble\BLE_PAN1070\01_SDK\nimble\samples\bluetooth\ble_central_periph_ota\keil_107x o p q H_BLE_MONITOR_ BLE_MONITOR (MYNEWT_VAL(BLE_MONITOR_RTT) || MYNEWT_VAL(BLE_MONITOR_UART)) ..\..\..\..\host\nimble\nimble\transport\include\ ..\..\..\..\config\ nimble/transport/monitor.h nimble_syscfg.h D
|
..\..\..\..\host\nimble\nimble\transport\include\nimble/transport/monitor.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git-ble\BLE_PAN1070\01_SDK\nimble\samples\bluetooth\ble_central_periph_ota\keil_107x int char uvoid ;Ò$ble_monitor_log $level $Vfmt Va__result "R;*ble_transport_to_ll_cmd $buf a__result ";Ñ0ble_transport_to_ll_acl $) om a__result ;6ble_transport_to_hs_evt $buf a__result ;Ä<ble_transport_to_hs_acl $) om a__result s t u H_NIMBLE_TRANSPORT_ ..\..\..\..\host\nimble\nimble\transport\include\ nimble/transport.h nimble/transport_impl.h nimble/transport/monitor.h ø
|
..\..\..\..\host\nimble\nimble\transport\include\nimble/transport.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git-ble\BLE_PAN1070\01_SDK\nimble\samples\bluetooth\ble_central_periph_ota\keil_107x w x y H_BLE_HCI_COMMON_ BLE_HCI_MAX_DATA_LEN (MYNEWT_VAL(BLE_TRANSPORT_EVT_SIZE) - sizeof(struct ble_hci_ev)) /BLE_HCI_OPCODE_NOP (0) 2BLE_HCI_OP(ogf,ocf) ((ocf) | ((ogf) << 10)) 5BLE_HCI_OGF(opcode) (((opcode) >> 10) & 0x003F) 6BLE_HCI_OCF(opcode) ((opcode) & 0x03FF) 9BLE_HCI_OGF_LINK_CTRL (0x01) :BLE_HCI_OGF_LINK_POLICY (0x02) ;BLE_HCI_OGF_CTLR_BASEBAND (0x03) <BLE_HCI_OGF_INFO_PARAMS (0x04) =BLE_HCI_OGF_STATUS_PARAMS (0x05) >BLE_HCI_OGF_TESTING (0x06) ?BLE_HCI_OGF_LE (0x08) @BLE_HCI_OGF_VENDOR (0x3F) FBLE_HCI_NUM_LE_CMDS (79) IBLE_HCI_OCF_DISCONNECT_CMD (0x0006) OBLE_HCI_OCF_RD_REM_VER_INFO (0x001D) UBLE_HCI_OCF_CB_SET_EVENT_MASK (0x0001) ZBLE_HCI_OCF_CB_RESET (0x0003) \BLE_HCI_OCF_CB_READ_TX_PWR (0x002D) hBLE_HCI_OCF_CB_SET_CTLR_TO_HOST_FC (0x0031) mBLE_HCI_OCF_CB_HOST_BUF_SIZE (0x0033) uBLE_HCI_OCF_CB_HOST_NUM_COMP_PKTS (0x0035) BLE_HCI_OCF_CB_SET_EVENT_MASK2 (0x0063) BLE_HCI_OCF_CB_RD_AUTH_PYLD_TMO (0x007B) BLE_HCI_OCF_CB_WR_AUTH_PYLD_TMO (0x007C) BLE_HCI_OCF_IP_RD_LOCAL_VER (0x0001) BLE_HCI_OCF_IP_RD_LOC_SUPP_CMD (0x0002) ¥BLE_HCI_OCF_IP_RD_LOC_SUPP_FEAT (0x0003) ªBLE_HCI_OCF_IP_RD_BUF_SIZE (0x0005) ²BLE_HCI_OCF_IP_RD_BD_ADDR (0x0009) ¸BLE_HCI_OCF_RD_RSSI (0x0005) ÂBLE_HCI_OCF_LE_SET_EVENT_MASK (0x0001) ÇBLE_HCI_OCF_LE_RD_BUF_SIZE (0x0002) ÍBLE_HCI_OCF_LE_RD_BUF_SIZE_V2 (0x0060) ÕBLE_HCI_OCF_LE_RD_LOC_SUPP_FEAT (0x0003) ÛBLE_HCI_OCF_LE_SET_RAND_ADDR (0x0005) àBLE_HCI_OCF_LE_SET_ADV_PARAMS (0x0006) ìBLE_HCI_OCF_LE_RD_ADV_CHAN_TXPWR (0x0007) ñBLE_HCI_OCF_LE_SET_ADV_DATA (0x0008) òBLE_HCI_MAX_ADV_DATA_LEN (31) øBLE_HCI_OCF_LE_SET_SCAN_RSP_DATA (0x0009) ùBLE_HCI_MAX_SCAN_RSP_DATA_LEN (31) ÿBLE_HCI_OCF_LE_SET_ADV_ENABLE (0x000A) BLE_HCI_OCF_LE_SET_SCAN_PARAMS (0x000B) BLE_HCI_OCF_LE_SET_SCAN_ENABLE (0x000C) BLE_HCI_OCF_LE_CREATE_CONN (0x000D) £BLE_HCI_OCF_LE_CREATE_CONN_CANCEL (0x000E) ¥BLE_HCI_OCF_LE_RD_WHITE_LIST_SIZE (0x000F) ªBLE_HCI_OCF_LE_CLEAR_WHITE_LIST (0x0010) ¬BLE_HCI_OCF_LE_ADD_WHITE_LIST (0x0011) ²BLE_HCI_OCF_LE_RMV_WHITE_LIST (0x0012) ¸BLE_HCI_OCF_LE_CONN_UPDATE (0x0013) ÃBLE_HCI_OCF_LE_SET_HOST_CHAN_CLASS (0x0014) ÈBLE_HCI_OCF_LE_RD_CHAN_MAP (0x0015) ÑBLE_HCI_OCF_LE_RD_REM_FEAT (0x0016) ÖBLE_HCI_OCF_LE_ENCRYPT (0x0017) ßBLE_HCI_OCF_LE_RAND (0x0018) äBLE_HCI_OCF_LE_START_ENCRYPT (0x0019) ìBLE_HCI_OCF_LE_LT_KEY_REQ_REPLY (0x001A) õBLE_HCI_OCF_LE_LT_KEY_REQ_NEG_REPLY (0x001B) ýBLE_HCI_OCF_LE_RD_SUPP_STATES (0x001C) BLE_HCI_OCF_LE_RX_TEST (0x001D) BLE_HCI_OCF_LE_TX_TEST (0x001E) BLE_HCI_OCF_LE_TEST_END (0x001F) BLE_HCI_OCF_LE_REM_CONN_PARAM_RR (0x0020) ªBLE_HCI_OCF_LE_REM_CONN_PARAM_NRR (0x0021) ³BLE_HCI_OCF_LE_SET_DATA_LEN (0x0022) ½BLE_HCI_OCF_LE_RD_SUGG_DEF_DATA_LEN (0x0023) ÃBLE_HCI_OCF_LE_WR_SUGG_DEF_DATA_LEN (0x0024) ÉBLE_HCI_OCF_LE_RD_P256_PUBKEY (0x0025) ËBLE_HCI_OCF_LE_GEN_DHKEY (0x0026) ÐBLE_HCI_OCF_LE_ADD_RESOLV_LIST (0x0027) ØBLE_HCI_OCF_LE_RMV_RESOLV_LIST (0x0028) ÞBLE_HCI_OCF_LE_CLR_RESOLV_LIST (0x0029) àBLE_HCI_OCF_LE_RD_RESOLV_LIST_SIZE (0x002A) åBLE_HCI_OCF_LE_RD_PEER_RESOLV_ADDR (0x002B) îBLE_HCI_OCF_LE_RD_LOCAL_RESOLV_ADDR (0x002C) ÷BLE_HCI_OCF_LE_SET_ADDR_RES_EN (0x002D) üBLE_HCI_OCF_LE_SET_RPA_TMO (0x002E) BLE_HCI_OCF_LE_RD_MAX_DATA_LEN (0x002F) BLE_HCI_OCF_LE_RD_PHY (0x0030) BLE_HCI_OCF_LE_SET_DEFAULT_PHY (0x0031) BLE_HCI_OCF_LE_SET_PHY (0x0032) £BLE_HCI_OCF_LE_RX_TEST_V2 (0x0033) ªBLE_HCI_OCF_LE_TX_TEST_V2 (0x0034) ¼BLE_HCI_OCF_LE_SET_ADV_SET_RND_ADDR (0x0035) ÂBLE_HCI_OCF_LE_SET_EXT_ADV_PARAM (0x0036) ØBLE_HCI_OCF_LE_SET_EXT_ADV_DATA (0x0037) áBLE_HCI_OCF_LE_SET_EXT_SCAN_RSP_DATA (0x0038) êBLE_HCI_OCF_LE_SET_EXT_ADV_ENABLE (0x0039) öBLE_HCI_OCF_LE_RD_MAX_ADV_DATA_LEN (0x003A) ûBLE_HCI_OCF_LE_RD_NUM_OF_ADV_SETS (0x003B) BLE_HCI_OCF_LE_REMOVE_ADV_SET (0x003C)
BLE_HCI_OCF_LE_CLEAR_ADV_SETS (0x003D) BLE_HCI_OCF_LE_SET_PERIODIC_ADV_PARAMS (0x003E) BLE_HCI_OCF_LE_SET_PERIODIC_ADV_DATA (0x003F) BLE_HCI_OCF_LE_SET_PERIODIC_ADV_ENABLE (0x0040) BLE_HCI_OCF_LE_SET_EXT_SCAN_PARAM (0x0041) ªBLE_HCI_OCF_LE_SET_EXT_SCAN_ENABLE (0x0042) ²BLE_HCI_OCF_LE_EXT_CREATE_CONN (0x0043) ÆBLE_HCI_LE_PERIODIC_ADV_CREATE_SYNC_OPT_FILTER 0x01 ÇBLE_HCI_LE_PERIODIC_ADV_CREATE_SYNC_OPT_DISABLED 0x02 ÈBLE_HCI_LE_PERIODIC_ADV_CREATE_SYNC_OPT_DUPLICATES 0x04 ÊBLE_HCI_OCF_LE_PERIODIC_ADV_CREATE_SYNC (0x0044) ÕBLE_HCI_OCF_LE_PERIODIC_ADV_CREATE_SYNC_CANCEL (0x0045) ×BLE_HCI_OCF_LE_PERIODIC_ADV_TERM_SYNC (0x0046) ÜBLE_HCI_OCF_LE_ADD_DEV_TO_PERIODIC_ADV_LIST (0x0047) ãBLE_HCI_OCF_LE_REM_DEV_FROM_PERIODIC_ADV_LIST (0x0048) êBLE_HCI_OCF_LE_CLEAR_PERIODIC_ADV_LIST (0x0049) ìBLE_HCI_OCF_LE_RD_PERIODIC_ADV_LIST_SIZE (0x004A) ñBLE_HCI_OCF_LE_RD_TRANSMIT_POWER (0x004B) ÷BLE_HCI_OCF_LE_RD_RF_PATH_COMPENSATION (0x004C) ýBLE_HCI_OCF_LE_WR_RF_PATH_COMPENSATION (0x004D) BLE_HCI_OCF_LE_SET_PRIVACY_MODE (0x004E) BLE_HCI_OCF_LE_RX_TEST_V3 (0x004F) BLE_HCI_OCF_LE_TX_TEST_V3 (0x0050) BLE_HCI_OCF_LE_SET_CONNLESS_CTE_TX_PARAMS (0x0051) BLE_HCI_OCF_LE_SET_CONNLESS_CTE_TX_ENABLE (0x0052) BLE_HCI_OCF_LE_SET_CONNLESS_IQ_SAMPLING_ENABLE (0x0053) BLE_HCI_OCF_LE_SET_CONN_CTE_RX_PARAMS (0x0054) BLE_HCI_OCF_LE_SET_CONN_CTE_TX_PARAMS (0x0055) BLE_HCI_OCF_LE_SET_CONN_CTE_REQ_ENABLE (0x0056) BLE_HCI_OCF_LE_SET_CONN_CTE_RESP_ENABLE (0x0057) BLE_HCI_OCF_LE_RD_ANTENNA_INFO (0x0058) BLE_HCI_OCF_LE_PERIODIC_ADV_RECEIVE_ENABLE (0x0059) BLE_HCI_OCF_LE_PERIODIC_ADV_SYNC_TRANSFER (0x005A) ¥BLE_HCI_OCF_LE_PERIODIC_ADV_SET_INFO_TRANSFER (0x005B) ¯BLE_HCI_OCF_LE_PERIODIC_ADV_SYNC_TRANSFER_PARAMS (0x005C) »BLE_HCI_OCF_LE_SET_DEFAULT_SYNC_TRANSFER_PARAMS (0x005D) ÃBLE_HCI_OCF_LE_GENERATE_DHKEY_V2 (0x005E) ÄBLE_HCI_OCF_LE_MODIFY_SCA (0x005F) óBLE_HCI_OCF_LE_REQ_PEER_SCA (0x006d) ¤BLE_HCI_OCF_LE_SET_HOST_FEAT (0x0074) ªBLE_HCI_OCF_LE_SET_DEFAULT_SUBRATE (0x007D) ³BLE_HCI_OCF_LE_SUBRATE_REQ (0x007E) ¿BLE_HCI_OCF_VS_RD_STATIC_ADDR (MYNEWT_VAL(BLE_HCI_VS_OCF_OFFSET) + (0x0001)) ÇBLE_HCI_OCF_VS_SET_TX_PWR (MYNEWT_VAL(BLE_HCI_VS_OCF_OFFSET) + (0x0002)) ÏBLE_HCI_OCF_VS_CSS (0x0003) ÓBLE_HCI_VS_CSS_OP_CONFIGURE 0x01 ÙBLE_HCI_VS_CSS_OP_SET_NEXT_SLOT 0x02 ÞBLE_HCI_VS_CSS_OP_SET_CONN_SLOT 0x03 åBLE_HCI_OCF_LE_ENH_READ_TRANSMIT_POWER_LEVEL (0x0076) òBLE_HCI_OCF_LE_READ_REMOTE_TRANSMIT_POWER_LEVEL (0x0077) øBLE_HCI_OCF_LE_SET_PATH_LOSS_REPORT_PARAM (0x0078) BLE_HCI_OCF_LE_SET_PATH_LOSS_REPORT_ENABLE (0x0079) BLE_HCI_OCF_LE_SET_TRANS_PWR_REPORT_ENABLE (0x007A) BLE_HCI_CTLR_TO_HOST_FC_OFF (0) BLE_HCI_CTLR_TO_HOST_FC_ACL (1) BLE_HCI_CTLR_TO_HOST_FC_SYNC (2) BLE_HCI_CTLR_TO_HOST_FC_BOTH (3) BLE_HCI_ADV_TYPE_ADV_IND (0) BLE_HCI_ADV_TYPE_ADV_DIRECT_IND_HD (1) BLE_HCI_ADV_TYPE_ADV_SCAN_IND (2) BLE_HCI_ADV_TYPE_ADV_NONCONN_IND (3) BLE_HCI_ADV_TYPE_ADV_DIRECT_IND_LD (4) BLE_HCI_ADV_TYPE_MAX (4) BLE_HCI_ADV_CONN_MASK (0x0001) ¡ BLE_HCI_ADV_SCAN_MASK (0x0002) ¢ BLE_HCI_ADV_DIRECT_MASK (0x0004) £ BLE_HCI_ADV_SCAN_RSP_MASK (0x0008) ¤ BLE_HCI_ADV_LEGACY_MASK (0x0010) ¦ BLE_HCI_ADV_DATA_STATUS_COMPLETE (0x0000) § BLE_HCI_ADV_DATA_STATUS_INCOMPLETE (0x0020) ¨ BLE_HCI_ADV_DATA_STATUS_TRUNCATED (0x0040) © BLE_HCI_ADV_DATA_STATUS_MASK (0x0060) ¬ BLE_HCI_ADV_OWN_ADDR_PUBLIC (0) BLE_HCI_ADV_OWN_ADDR_RANDOM (1) ® BLE_HCI_ADV_OWN_ADDR_PRIV_PUB (2) ¯ BLE_HCI_ADV_OWN_ADDR_PRIV_RAND (3) ° BLE_HCI_ADV_OWN_ADDR_MAX (3) ³ BLE_HCI_ADV_PEER_ADDR_PUBLIC (0) ´ BLE_HCI_ADV_PEER_ADDR_RANDOM (1) µ BLE_HCI_ADV_PEER_ADDR_MAX (1) ¸ BLE_HCI_ADV_CHAN_TXPWR_MIN (-20) ¹ BLE_HCI_ADV_CHAN_TXPWR_MAX (10) ¾ BLE_HCI_CONN_PEER_ADDR_PUBLIC (0) ¿ BLE_HCI_CONN_PEER_ADDR_RANDOM (1) À BLE_HCI_CONN_PEER_ADDR_PUBLIC_IDENT (2) Á BLE_HCI_CONN_PEER_ADDR_RANDOM_IDENT (3) Â BLE_HCI_CONN_PEER_ADDR_MAX (3) Î BLE_HCI_ADV_FILT_NONE (0) Ï BLE_HCI_ADV_FILT_SCAN (1) Ð BLE_HCI_ADV_FILT_CONN (2) Ñ BLE_HCI_ADV_FILT_BOTH (3) Ò BLE_HCI_ADV_FILT_MAX (3) Ô BLE_HCI_ADV_FILT_DEF (BLE_HCI_ADV_FILT_NONE) × BLE_HCI_ADV_ITVL (625) Ø BLE_HCI_ADV_ITVL_MIN (32) Ù BLE_HCI_ADV_ITVL_MAX (16384) Ú BLE_HCI_ADV_ITVL_NONCONN_MIN (160) Ü BLE_HCI_ADV_ITVL_DEF (0x800) Ý BLE_HCI_ADV_CHANMASK_DEF (0x7) à BLE_HCI_SCAN_TYPE_PASSIVE (0) á BLE_HCI_SCAN_TYPE_ACTIVE (1) ä BLE_HCI_SCAN_ITVL (625) å BLE_HCI_SCAN_ITVL_MIN (0x0004) æ BLE_HCI_SCAN_ITVL_MAX (0x4000) ç BLE_HCI_SCAN_ITVL_MAX_EXT (0xffff) è BLE_HCI_SCAN_ITVL_DEF (16) é BLE_HCI_SCAN_WINDOW_MIN (0x0004) ê BLE_HCI_SCAN_WINDOW_MAX (0x4000) ë BLE_HCI_SCAN_WINDOW_MAX_EXT (0xffff) ì BLE_HCI_SCAN_WINDOW_DEF (16) ÿ BLE_HCI_SCAN_FILT_NO_WL (0)
|
BLE_HCI_SCAN_FILT_USE_WL (1)
|
BLE_HCI_SCAN_FILT_NO_WL_INITA (2)
|
BLE_HCI_SCAN_FILT_USE_WL_INITA (3)
|
BLE_HCI_SCAN_FILT_MAX (3)
|
BLE_HCI_ADD_WHITE_LIST_LEN (7)
|
BLE_HCI_RMV_WHITE_LIST_LEN (7)
|
BLE_HCI_CREATE_CONN_LEN (25)
|
BLE_HCI_CONN_ITVL (1250)
|
BLE_HCI_CONN_FILT_NO_WL (0)
|
BLE_HCI_CONN_FILT_USE_WL (1)
|
BLE_HCI_CONN_FILT_MAX (1)
|
BLE_HCI_CONN_ITVL_MIN (0x0006)
|
BLE_HCI_CONN_ITVL_MAX (0x0c80)
|
BLE_HCI_CONN_LATENCY_MIN (0x0000)
|
BLE_HCI_CONN_LATENCY_MAX (0x01f3)
|
BLE_HCI_CONN_SPVN_TIMEOUT_MIN (0x000a)
|
BLE_HCI_CONN_SPVN_TIMEOUT_MAX (0x0c80)
|
BLE_HCI_CONN_SPVN_TMO_UNITS (10)
|
BLE_HCI_INITIATOR_FILT_POLICY_MAX (1)
|
BLE_HCI_CONN_PEER_ADDR_PUBLIC (0)
|
BLE_HCI_CONN_PEER_ADDR_RANDOM (1)
|
BLE_HCI_CONN_PEER_ADDR_PUB_ID (2)
|
BLE_HCI_CONN_PEER_ADDR_RAND_ID (3)
|
BLE_HCI_CONN_PEER_ADDR_MAX (3) ¡
|
BLE_HCI_SET_DATALEN_TX_OCTETS_MIN (0x001b) ¢
|
BLE_HCI_SET_DATALEN_TX_OCTETS_MAX (0x00fb) £
|
BLE_HCI_SET_DATALEN_TX_TIME_MIN (0x0148) ¤
|
BLE_HCI_SET_DATALEN_TX_TIME_MAX (0x4290) §
|
BLE_HCI_LE_PHY_1M (1) ¨
|
BLE_HCI_LE_PHY_2M (2) ©
|
BLE_HCI_LE_PHY_CODED (3) ¬
|
BLE_HCI_LE_PHY_NO_TX_PREF_MASK (0x01)
|
BLE_HCI_LE_PHY_NO_RX_PREF_MASK (0x02) ®
|
BLE_HCI_LE_PHY_1M_PREF_MASK (0x01) ¯
|
BLE_HCI_LE_PHY_2M_PREF_MASK (0x02) °
|
BLE_HCI_LE_PHY_CODED_PREF_MASK (0x04) ²
|
BLE_HCI_LE_PHY_PREF_MASK_ALL (BLE_HCI_LE_PHY_1M_PREF_MASK | BLE_HCI_LE_PHY_2M_PREF_MASK | BLE_HCI_LE_PHY_CODED_PREF_MASK) ·
|
BLE_HCI_LE_PHY_CODED_ANY (0x0000) ¸
|
BLE_HCI_LE_PHY_CODED_S2_PREF (0x0001) ¹
|
BLE_HCI_LE_PHY_CODED_S8_PREF (0x0002) ¼
|
BLE_HCI_LE_PHY_1M (1) ½
|
BLE_HCI_LE_PHY_2M (2) ¾
|
BLE_HCI_LE_PHY_CODED (3) Á
|
BLE_HCI_LE_PHY_CODED_S8 (3) Â
|
BLE_HCI_LE_PHY_CODED_S2 (4) Å
|
BLE_HCI_LE_SET_EXT_ADV_PROP_CONNECTABLE (0x0001) Æ
|
BLE_HCI_LE_SET_EXT_ADV_PROP_SCANNABLE (0x0002) Ç
|
BLE_HCI_LE_SET_EXT_ADV_PROP_DIRECTED (0x0004) È
|
BLE_HCI_LE_SET_EXT_ADV_PROP_HD_DIRECTED (0x0008) É
|
BLE_HCI_LE_SET_EXT_ADV_PROP_LEGACY (0x0010) Ê
|
BLE_HCI_LE_SET_EXT_ADV_PROP_ANON_ADV (0x0020) Ë
|
BLE_HCI_LE_SET_EXT_ADV_PROP_INC_TX_PWR (0x0040) Ì
|
BLE_HCI_LE_SET_EXT_ADV_PROP_MASK (0x7F) Î
|
BLE_HCI_LE_SET_EXT_ADV_PROP_LEGACY_IND (0x0013) Ï
|
BLE_HCI_LE_SET_EXT_ADV_PROP_LEGACY_LD_DIR (0x0015) Ð
|
BLE_HCI_LE_SET_EXT_ADV_PROP_LEGACY_HD_DIR (0x001d) Ñ
|
BLE_HCI_LE_SET_EXT_ADV_PROP_LEGACY_SCAN (0x0012) Ò
|
BLE_HCI_LE_SET_EXT_ADV_PROP_LEGACY_NONCONN (0x0010) Õ
|
BLE_HCI_MAX_EXT_ADV_DATA_LEN (251) ×
|
BLE_HCI_LE_SET_DATA_OPER_INT (0) Ø
|
BLE_HCI_LE_SET_DATA_OPER_FIRST (1) Ù
|
BLE_HCI_LE_SET_DATA_OPER_LAST (2) Ú
|
BLE_HCI_LE_SET_DATA_OPER_COMPLETE (3) Û
|
BLE_HCI_LE_SET_DATA_OPER_UNCHANGED (4) Þ
|
BLE_HCI_MAX_EXT_SCAN_RSP_DATA_LEN (251) á
|
BLE_HCI_LE_SET_PERIODIC_ADV_PROP_INC_TX_PWR (0x0040) â
|
BLE_HCI_LE_SET_PERIODIC_ADV_PROP_MASK (0x0040) å
|
BLE_HCI_MAX_PERIODIC_ADV_DATA_LEN (252) è
|
BLE_HCI_PERIODIC_DATA_STATUS_COMPLETE 0x00 é
|
BLE_HCI_PERIODIC_DATA_STATUS_INCOMPLETE 0x01 ê
|
BLE_HCI_PERIODIC_DATA_STATUS_TRUNCATED 0x02 í
|
BLE_HCI_PRIVACY_NETWORK (0) î
|
BLE_HCI_PRIVACY_DEVICE (1) ñ
|
BLE_HCI_EVCODE_INQUIRY_CMP (0x01) ò
|
BLE_HCI_EVCODE_INQUIRY_RESULT (0x02) ó
|
BLE_HCI_EVCODE_CONN_DONE (0x03) ô
|
BLE_HCI_EVCODE_CONN_REQUEST (0x04) õ
|
BLE_HCI_EVCODE_DISCONN_CMP (0x05) ü
|
BLE_HCI_EVCODE_AUTH_CMP (0x06) ý
|
BLE_HCI_EVCODE_REM_NAME_REQ_CMP (0x07) ÿ
|
BLE_HCI_EVCODE_ENCRYPT_CHG (0x08) BLE_HCI_EVCODE_CHG_LINK_KEY_CMP (0x09) BLE_HCI_EVCODE_MASTER_LINK_KEY_CMP (0x0A) BLE_HCI_EVCODE_RD_REM_SUPP_FEAT_CMP (0x0B) BLE_HCI_EVCODE_RD_REM_VER_INFO_CMP (0x0C) BLE_HCI_EVCODE_QOS_SETUP_CMP (0x0D) BLE_HCI_EVCODE_COMMAND_COMPLETE (0x0E) ¡ BLE_HCI_EVCODE_COMMAND_STATUS (0x0F) ¨ BLE_HCI_EVCODE_HW_ERROR (0x10) BLE_HCI_EVCODE_NUM_COMP_PKTS (0x13) · BLE_HCI_EVCODE_MODE_CHANGE (0x14) ¸ BLE_HCI_EVCODE_RETURN_LINK_KEYS (0x15) ¹ BLE_HCI_EVCODE_PIN_CODE_REQ (0x16) º BLE_HCI_EVCODE_LINK_KEY_REQ (0x17) » BLE_HCI_EVCODE_LINK_KEY_NOTIFY (0x18) ¼ BLE_HCI_EVCODE_LOOPBACK_CMD (0x19) ¾ BLE_HCI_EVCODE_DATA_BUF_OVERFLOW (0x1A) Ã BLE_HCI_EVCODE_MAX_SLOTS_CHG (0x1B) Ä BLE_HCI_EVCODE_READ_CLK_OFF_COMP (0x1C) Å BLE_HCI_EVCODE_CONN_PKT_TYPE_CHG (0x1D) Æ BLE_HCI_EVCODE_QOS_VIOLATION (0x1E) È BLE_HCI_EVCODE_PSR_MODE_CHG (0x20) É BLE_HCI_EVCODE_FLOW_SPEC_COMP (0x21) Ê BLE_HCI_EVCODE_INQ_RESULT_RSSI (0x22) Ë BLE_HCI_EVCODE_READ_REM_EXT_FEAT (0x23) Í BLE_HCI_EVCODE_SYNCH_CONN_COMP (0x2C) Î BLE_HCI_EVCODE_SYNCH_CONN_CHG (0x2D) Ï BLE_HCI_EVCODE_SNIFF_SUBRATING (0x2E) Ð BLE_HCI_EVCODE_EXT_INQ_RESULT (0x2F) Ò BLE_HCI_EVCODE_ENC_KEY_REFRESH (0x30) Ø BLE_HCI_EVOCDE_IO_CAP_REQ (0x31) Ù BLE_HCI_EVCODE_IO_CAP_RSP (0x32) Ú BLE_HCI_EVCODE_USER_CONFIRM_REQ (0x33) Û BLE_HCI_EVCODE_PASSKEY_REQ (0x34) Ü BLE_HCI_EVCODE_REM_OOB_DATA_REQ (0x35) Ý BLE_HCI_EVCODE_SIMPLE_PAIR_COMP (0x36) ß BLE_HCI_EVCODE_LNK_SPVN_TMO_CHG (0x38) à BLE_HCI_EVCODE_ENH_FLUSH_COMP (0x39) á BLE_HCI_EVCODE_USER_PASSKEY_NOTIFY (0x3B) â BLE_HCI_EVCODE_KEYPRESS_NOTIFY (0x3C) ã BLE_HCI_EVCODE_REM_HOST_SUPP_FEAT (0x3D) å BLE_HCI_EVCODE_LE_META (0x3E) ì BLE_HCI_EVCODE_PHYS_LINK_COMP (0x40) í BLE_HCI_EVCODE_CHAN_SELECTED (0x41) î BLE_HCI_EVCODE_DISCONN_PHYS_LINK (0x42) ï BLE_HCI_EVCODE_PHYS_LINK_LOSS_EARLY (0x43) ð BLE_HCI_EVCODE_PHYS_LINK_RECOVERY (0x44) ñ BLE_HCI_EVCODE_LOGICAL_LINK_COMP (0x45) ò BLE_HCI_EVCODE_DISCONN_LOGICAL_LINK (0x46) ó BLE_HCI_EVCODE_FLOW_SPEC_MODE_COMP (0x47) ô BLE_HCI_EVCODE_NUM_COMP_DATA_BLKS (0x48) õ BLE_HCI_EVCODE_AMP_START_TEST (0x49) ö BLE_HCI_EVOCDE_AMP_TEST_END (0x4A) ÷ BLE_HCI_EVOCDE_AMP_RCVR_REPORT (0x4B) ø BLE_HCI_EVCODE_SHORT_RANGE_MODE_CHG (0x4C) ù BLE_HCI_EVCODE_AMP_STATUS_CHG (0x4D) ú BLE_HCI_EVCODE_TRIG_CLK_CAPTURE (0x4E) û BLE_HCI_EVCODE_SYNCH_TRAIN_COMP (0x4F) ü BLE_HCI_EVCODE_SYNCH_TRAIN_RCVD (0x50) ý BLE_HCI_EVCODE_SLAVE_BCAST_RX (0x51) þ BLE_HCI_EVCODE_SLAVE_BCAST_TMO (0x52) ÿ BLE_HCI_EVCODE_TRUNC_PAGE_COMP (0x53) BLE_HCI_EVCODE_SLAVE_PAGE_RSP_TMO (0x54) BLE_HCI_EVCODE_SLAVE_BCAST_CHAN_MAP (0x55) BLE_HCI_EVCODE_INQ_RSP_NOTIFY (0x56) BLE_HCI_EVCODE_AUTH_PYLD_TMO (0x57) BLE_HCI_EVCODE_SAM_STATUS_CHG (0x58) BLE_HCI_EVCODE_VS_DEBUG (0xFF) BLE_HCI_LE_SUBEV_CONN_COMPLETE (0x01) BLE_HCI_LE_SUBEV_ADV_RPT (0x02) ® BLE_HCI_LE_SUBEV_CONN_UPD_COMPLETE (0x03) ¸ BLE_HCI_LE_SUBEV_RD_REM_USED_FEAT (0x04) À BLE_HCI_LE_SUBEV_LT_KEY_REQ (0x05) È BLE_HCI_LE_SUBEV_REM_CONN_PARM_REQ (0x06) Ò BLE_HCI_LE_SUBEV_DATA_LEN_CHG (0x07) Ü BLE_HCI_LE_SUBEV_RD_LOC_P256_PUBKEY (0x08) ã BLE_HCI_LE_SUBEV_GEN_DHKEY_COMPLETE (0x09) ê BLE_HCI_LE_SUBEV_ENH_CONN_COMPLETE (0x0A) ú BLE_HCI_LE_SUBEV_DIRECT_ADV_RPT (0x0B) BLE_HCI_LE_SUBEV_PHY_UPDATE_COMPLETE (0x0C) BLE_HCI_LE_SUBEV_EXT_ADV_RPT (0x0D) ¨ BLE_HCI_LE_SUBEV_PERIODIC_ADV_SYNC_ESTAB (0x0E) µ BLE_HCI_LE_SUBEV_PERIODIC_ADV_RPT (0x0F) Á BLE_HCI_LE_SUBEV_PERIODIC_ADV_SYNC_LOST (0x10) Ç BLE_HCI_LE_SUBEV_SCAN_TIMEOUT (0x11) Ì BLE_HCI_LE_SUBEV_ADV_SET_TERMINATED (0x12) Õ BLE_HCI_LE_SUBEV_SCAN_REQ_RCVD (0x13) Ý BLE_HCI_LE_SUBEV_CHAN_SEL_ALG (0x14) ä BLE_HCI_LE_SUBEV_CONNLESS_IQ_RPT (0x15) å BLE_HCI_LE_SUBEV_CONN_IQ_RPT (0x16) æ BLE_HCI_LE_SUBEV_CTE_REQ_FAILED (0x17) è BLE_HCI_LE_SUBEV_PERIODIC_ADV_SYNC_TRANSFER (0x18) ÷ BLE_HCI_LE_SUBEV_CIS_ESTAB (0x19) BLE_HCI_LE_SUBEV_CIS_REQUEST (0x1A) BLE_HCI_LE_SUBEV_BIG_COMP (0x1B) §BLE_HCI_LE_SUBEV_BIG_TERMINATE_COMP (0x1C) ®BLE_HCI_LE_SUBEV_BIG_SYNC_ESTAB (0x1D) ¾BLE_HCI_LE_SUBEV_BIG_SYNC_LOST (0x1E) ÅBLE_HCI_LE_SUBEV_REQ_PEER_SCA_COMP (0x1F) ÍBLE_HCI_LE_SUBEV_PATH_LOSS_THRESHOLD (0x20) ÕBLE_HCI_LE_SUBEV_TRANSMIT_POWER_REPORT (0x21) áBLE_HCI_LE_SUBEV_BIGINFO_ADV_REPORT (0x22) óBLE_HCI_LE_SUBEV_SUBRATE_CHANGE (0x23) ÿBLE_HCI_EVENT_ACL_BUF_OVERFLOW (0x01) BLE_HCI_ADV_RPT_EVTYPE_ADV_IND (0) BLE_HCI_ADV_RPT_EVTYPE_DIR_IND (1) BLE_HCI_ADV_RPT_EVTYPE_SCAN_IND (2)
BLE_HCI_ADV_RPT_EVTYPE_NONCONN_IND (3) BLE_HCI_ADV_RPT_EVTYPE_SCAN_RSP (4) BLE_HCI_LEGACY_ADV_EVTYPE_ADV_IND (0x13) BLE_HCI_LEGACY_ADV_EVTYPE_ADV_DIRECT_IND (0x15) BLE_HCI_LEGACY_ADV_EVTYPE_ADV_SCAN_IND (0x12) BLE_HCI_LEGACY_ADV_EVTYPE_ADV_NONCON_IND (0x10) BLE_HCI_LEGACY_ADV_EVTYPE_SCAN_RSP_ADV_IND (0x1b) BLE_HCI_LEGACY_ADV_EVTYPE_SCAN_RSP_ADV_SCAN_IND (0x1a) BLE_HCI_LE_CONN_COMPLETE_ROLE_MASTER (0x00) BLE_HCI_LE_CONN_COMPLETE_ROLE_SLAVE (0x01) BLE_HCI_LE_CONN_HANDLE_MAX (0x0eff) BLE_HCI_LE_ADV_RPT_NUM_RPTS_MIN (1) BLE_HCI_LE_ADV_RPT_NUM_RPTS_MAX (0x19) BLE_HCI_VER_BCS_1_0b (0) BLE_HCI_VER_BCS_1_1 (1) BLE_HCI_VER_BCS_1_2 (2) BLE_HCI_VER_BCS_2_0_EDR (3) BLE_HCI_VER_BCS_2_1_EDR (4) ¡BLE_HCI_VER_BCS_3_0_HCS (5) ¢BLE_HCI_VER_BCS_4_0 (6) £BLE_HCI_VER_BCS_4_1 (7) ¤BLE_HCI_VER_BCS_4_2 (8) ¥BLE_HCI_VER_BCS_5_0 (9) ¦BLE_HCI_VER_BCS_5_1 (10) §BLE_HCI_VER_BCS_5_2 (11) ¨BLE_HCI_VER_BCS_5_3 (12) ªBLE_LMP_VER_BCS_1_0b (0) «BLE_LMP_VER_BCS_1_1 (1) ¬BLE_LMP_VER_BCS_1_2 (2) BLE_LMP_VER_BCS_2_0_EDR (3) ®BLE_LMP_VER_BCS_2_1_EDR (4) ¯BLE_LMP_VER_BCS_3_0_HCS (5) °BLE_LMP_VER_BCS_4_0 (6) ±BLE_LMP_VER_BCS_4_1 (7) ²BLE_LMP_VER_BCS_4_2 (8) ³BLE_LMP_VER_BCS_5_0 (9) ´BLE_LMP_VER_BCS_5_1 (10) µBLE_LMP_VER_BCS_5_2 (11) ¶BLE_LMP_VER_BCS_5_3 (12) ºBLE_HCI_VER_BCS BLE_HCI_VER_BCS_5_0 »BLE_LMP_VER_BCS BLE_LMP_VER_BCS_5_0 ÇBLE_HCI_DATA_HDR_SZ 4 ÈBLE_HCI_DATA_HANDLE(handle_pb_bc) (((handle_pb_bc) & 0x0fff) >> 0) ÉBLE_HCI_DATA_PB(handle_pb_bc) (((handle_pb_bc) & 0x3000) >> 12) ÊBLE_HCI_DATA_BC(handle_pb_bc) (((handle_pb_bc) & 0xc000) >> 14) ÒBLE_HCI_PB_FIRST_NON_FLUSH 0 ÓBLE_HCI_PB_MIDDLE 1 ÔBLE_HCI_PB_FIRST_FLUSH 2 ÕBLE_HCI_PB_FULL 3 Ü Ò ..\..\..\..\host\nimble\nimble\include\ ..\..\..\..\host\nimble\nimble\include\nimble/ ..\..\..\..\host\nimble\nimble\transport\include\ nimble/hci_common.h ble.h nimble/transport.h |J
|
..\..\..\..\host\nimble\nimble\include\nimble/hci_common.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git-ble\BLE_PAN1070\01_SDK\nimble\samples\bluetooth\ble_central_periph_ota\keil_107x )·ble_hci_cmd opcode I # length : #ª: data # )ýble_hci_ev opcode : # length : #ð: data f# )Àble_hci_lc_disconnect_cp conn_handle I # reason : # )õble_hci_rd_rem_ver_info_cp conn_handle I # )«ble_hci_cb_set_event_mask_cp event_mask i # )íble_hci_cb_read_tx_pwr_cp conn_handle I # type : # )³ble_hci_cb_read_tx_pwr_rp conn_handle I # tx_level ÿ # )æble_hci_cb_ctlr_to_host_fc_cp enable : # )Õble_hci_cb_host_buf_size_cp acl_data_len I # sco_data_len : # acl_num I # sco_num I # )ble_hci_cb_host_num_comp_pkts_entry handle I # count I # )åble_hci_cb_host_num_comp_pkts_cp handles : # ÛU h Ó# )ble_hci_cb_set_event_mask2_cp event_mask2 i # )Öble_hci_cb_rd_auth_pyld_tmo_cp conn_handle I # ) ble_hci_cb_rd_auth_pyld_tmo_rp conn_handle I # tmo I # )â ble_hci_cb_wr_auth_pyld_tmo_cp conn_handle I # tmo I # )
|
ble_hci_cb_wr_auth_pyld_tmo_rp conn_handle I # ) ble_hci_ip_rd_local_ver_rp hci_ver : # hci_rev I # lmp_ver : # manufacturer I # lmp_subver I # )Ö ble_hci_ip_rd_loc_supp_cmd_rp @Å : ? commands º# ) ble_hci_ip_rd_loc_supp_feat_rp features i # )ù ble_hci_ip_rd_buf_size_rp acl_data_len I # sco_data_len : # acl_num I # sco_num I # )® ble_hci_ip_rd_bd_addr_rp ¡ : addr # )Ö ble_hci_rd_rssi_cp handle I # )ble_hci_rd_rssi_rp handle I # rssi ÿ # )Âble_hci_le_set_event_mask_cp event_mask i # )ble_hci_le_rd_buf_size_rp data_len I # data_packets : # )ble_hci_le_rd_buf_size_v2_rp data_len I # data_packets : # iso_data_len I # iso_data_packets : # )¹ble_hci_le_rd_loc_supp_feat_rp features i # )ñble_hci_le_set_rand_addr_cp ä: addr Y# )Áble_hci_le_set_adv_params_cp min_interval I # max_interval I # type : # own_addr_type : # peer_addr_type : #: peer_addr û# chan_map : # filter_policy : # )ûble_hci_le_rd_adv_chan_txpwr_rp power_level ÿ # )Ìble_hci_le_set_adv_data_cp adv_data_len : # »: adv_data ° # )¢ble_hci_le_set_scan_rsp_data_cp scan_rsp_len : # : scan_rsp
|
# )Ôble_hci_le_set_adv_enable_cp enable : # )àble_hci_le_set_scan_params_cp scan_type : # scan_itvl I # scan_window I # own_addr_type : # filter_policy : # )®ble_hci_le_set_scan_enable_cp enable : # filter_duplicates : # )Èble_hci_le_create_conn_cp scan_itvl I # scan_window I # filter_policy : # peer_addr_type : #®: peer_addr £ # own_addr_type : # min_conn_itvl I # max_conn_itvl I # conn_latency I # tmo I # min_ce I # max_ce I # )÷ble_hci_le_rd_white_list_rp size : # )Âble_hci_le_add_whte_list_cp addr_type : # µ: addr ª # )ble_hci_le_rmv_white_list_cp addr_type : # : addr ö # )Ëble_hci_le_conn_update_cp conn_handle I # conn_itvl_min I # conn_itvl_max I # conn_latency I # supervision_timeout I # min_ce_len I #
|
max_ce_len I # ) ble_hci_le_set_host_chan_class_cp ü: chan_map ñ # )Á ble_hci_le_rd_chan_map_cp conn_handle I # ) ble_hci_le_rd_chan_map_rp conn_handle I # ÿ : chan_map t# )Ä ble_hci_le_rd_rem_feat_cp conn_handle I # ) ble_hci_le_encrypt_cp é : key Þ# ÿ : data ô# )¾ ble_hci_le_encrypt_rp ± : data &# )í ble_hci_le_rand_rp random_number i # )Ô ble_hci_le_start_encrypt_cp conn_handle I # rand i # div I #
|
È : ltk ½# )£ ble_hci_le_lt_key_req_reply_cp conn_handle I # : ltk # )Ü ble_hci_le_lt_key_req_reply_rp conn_handle I # )!ble_hci_le_lt_key_req_neg_reply_cp conn_handle I # )Ö!ble_hci_le_lt_key_req_neg_reply_rp conn_handle I # )"ble_hci_le_rd_supp_states_rp states i # )´"ble_hci_le_rx_test_cp rx_chan : # )#ble_hci_le_tx_test_cp tx_chan : # test_data_len : # payload : # )¹#ble_hci_le_test_end_rp num_packets I # )ô$ble_hci_le_rem_conn_param_rr_cp conn_handle I # conn_itvl_min I # conn_itvl_max I # conn_latency I # supervision_timeout I # min_ce I #
|
max_ce I # )®%ble_hci_le_rem_conn_param_rr_rp conn_handle I # )ú%ble_hci_le_rem_conn_params_nrr_cp conn_handle I # reason : # )¶&ble_hci_le_rem_conn_params_nrr_rp conn_handle I # )'ble_hci_le_set_data_len_cp conn_handle I # tx_octets I # tx_time I # )Ä'ble_hci_le_set_data_len_rp conn_handle I # )(ble_hci_le_rd_sugg_def_data_len_rp max_tx_octets I # max_tx_time I # )ì(ble_hci_le_wr_sugg_def_data_len_cp max_tx_octets I # max_tx_time I # ) )ble_hci_le_gen_dhkey_cp @): ? pkey # )±*ble_hci_le_add_resolv_list_cp ' peer_addr_type : # å): peer_id_addr Ú#*: peer_irk ù#*: local_irk # )+ble_hci_le_rmv_resolve_list_cp peer_addr_type : # ÷*: peer_id_addr l# )Á+ble_hci_le_rd_resolv_list_size_rp size : # ),ble_hci_le_rd_peer_resolv_addr_cp peer_addr_type : # ,: peer_id_addr ÿ# )Ü,ble_hci_le_rd_peer_resolv_addr_rp Ð,: rpa E# )»-ble_hci_le_rd_local_resolv_addr_cp peer_addr_type : # ¦-: peer_id_addr # )ù-ble_hci_le_rd_local_resolv_addr_rp í-: rpa â# )¬.ble_hci_le_set_addr_res_en_cp enable : # )à.ble_hci_le_set_rpa_tmo_cp rpa_timeout I # )Ý/ble_hci_le_rd_max_data_len_rp max_tx_octests I # max_tx_time I # max_rx_octests I # max_rx_time I # )0ble_hci_le_rd_phy_cp conn_handle I # )Û0ble_hci_le_rd_phy_rp conn_handle I # tx_phy : # rx_phy : # )²1ble_hci_le_set_default_phy_cp all_phys : # tx_phys : # rx_phys : # )«2ble_hci_le_set_phy_cp conn_handle I # all_phys : # tx_phys : # rx_phys : # phy_options I # )ö2ble_hci_le_rx_test_v2_cp rx_chan : # phy : # index : # )Ú3ble_hci_le_tx_test_v2_cp tx_chan : # test_data_len : # payload : # phy : # )4ble_hci_le_set_adv_set_rnd_addr_cp adv_handle : # 4: addr # )7ble_hci_le_set_ext_adv_params_cp adv_handle : # props I #5: pri_itvl_min u#5: pri_itvl_max # pri_chan_map : # own_addr_type : #
|
peer_addr_type : # 6: peer_addr ø# filter_policy : # tx_power ÿ # pri_phy : # sec_max_skip : # sec_phy : # sid : # scan_req_notif : # )Ó7ble_hci_le_set_ext_adv_params_rp tx_power ÿ # )å8ble_hci_le_set_ext_adv_data_cp adv_handle : # operation : # fragment_pref : # adv_data_len : #Ô8: adv_data J # )ü9ble_hci_le_set_ext_scan_rsp_data_cp adv_handle : # operation : # fragment_pref : # scan_rsp_len : #ë9: scan_rsp á # )Ã:adv_set adv_handle : # duration I # max_events : # );ble_hci_le_set_ext_adv_enable_cp enable : # num_sets : #;ü sets # )à;ble_hci_le_rd_max_adv_data_len_rp max_adv_data_len I # )<ble_hci_le_rd_num_of_adv_sets_rp num_sets : # )Î<ble_hci_le_remove_adv_set_cp adv_handle : # )À=ble_hci_le_set_periodic_adv_params_cp adv_handle : # min_itvl I # max_itvl I # props I # )À>ble_hci_le_set_periodic_adv_data_cp adv_handle : # operation : # adv_data_len : #¯>: adv_data % # )?ble_hci_le_set_periodic_adv_enable_cp enable : # adv_handle : # )Ì?scan_params type : # itvl I # window I # )Ä@ble_hci_le_set_ext_scan_params_cp own_addr_type : # filter_policy : # phys : #¶@ scans . # )±Able_hci_le_set_ext_scan_enable_cp enable : # filter_dup : # duration I # period I # )ëBconn_params scan_itvl I # scan_window I # conn_min_itvl I # conn_max_itvl I # conn_latency I # supervision_timeout I #
|
min_ce I # max_ce I # )¢Dble_hci_le_ext_create_conn_cp
|
filter_policy : # own_addr_type : # peer_addr_type : #ÞC: peer_addr Ó!# init_phy_mask : # D± conn_params "#
|
)ÛEble_hci_le_periodic_adv_create_sync_cp options : # sid : # peer_addr_type : #E: peer_addr "# skip I # sync_timeout I # sync_cte_type : # )Fble_hci_le_periodic_adv_term_sync_cp sync_handle I # )Gble_hci_le_add_dev_to_periodic_adv_list_cp peer_addr_type : # ìF: peer_addr a## sid : # )þGble_hci_le_rem_dev_from_periodic_adv_list_cp peer_addr_type : # ßG: peer_addr Ô## sid : # )¾Hble_hci_le_rd_periodic_adv_list_size_rp list_size : # )Ible_hci_le_rd_transmit_power_rp min_tx_power ÿ # max_tx_power ÿ # )öIble_hci_le_rd_rf_path_compensation_rp tx_path_compensation # rx_path_compensation # )ÝJble_hci_le_wr_rf_path_compensation_cp tx_path_compensation # rx_path_compensation # )ÉKble_hci_le_set_privacy_mode_cp peer_id_addr_type : # ¦K: peer_id_addr %# mode : # )Lble_hci_le_periodic_adv_receive_enable_cp sync_handle I # enable : # )Mble_hci_le_periodic_adv_sync_transfer_cp conn_handle I # service_data I # sync_handle I # )ÎMble_hci_le_periodic_adv_sync_transfer_rp conn_handle I # )¿Nble_hci_le_periodic_adv_set_info_transfer_cp conn_handle I # service_data I # adv_handle : # )Oble_hci_le_periodic_adv_set_info_transfer_rp conn_handle I # )Pble_hci_le_periodic_adv_sync_transfer_params_cp conn_handle I # mode : # skip I # sync_timeout I # sync_cte_type : # )ãPble_hci_le_periodic_adv_sync_transfer_params_rp conn_handle I # )éQble_hci_le_set_default_periodic_sync_transfer_params_cp mode : # skip I # sync_timeout I # sync_cte_type : # )¢Rble_hci_le_request_peer_sca_cp conn_handle I # )áRble_hci_le_set_host_feat_cp bit_num : # val : # )òSble_hci_le_set_default_subrate_cp
|
subrate_min I # subrate_max I # max_latency I # cont_num I # supervision_tmo I # )Uble_hci_le_subrate_req_cp conn_handle I # subrate_min I # subrate_max I # max_latency I # cont_num I # supervision_tmo I #
|
)ÉUble_hci_vs_rd_static_addr_rp ¼U: addr ±*# )ùUble_hci_vs_set_tx_pwr_cp tx_power ÿ # )©Vble_hci_vs_set_tx_pwr_rp tx_power ÿ # )ÐVble_hci_vs_css_cp opcode : # )¨Wble_hci_vs_css_configure_cp opcode : # slot_us Y # period_slots Y # )ïWble_hci_vs_css_set_next_slot_cp opcode : # slot_idx I # )ËXble_hci_vs_css_set_conn_slot_cp opcode : # conn_handle I # slot_idx I # )Yble_hci_le_enh_read_transmit_power_level_cp conn_handle I # phy : # )ºZble_hci_le_enh_read_transmit_power_level_rp status : # conn_handle I # phy : # curr_tx_power_level : # max_tx_power_level : # )[ble_hci_le_read_remote_transmit_power_level_cp conn_handle I # phy : # )Ë\ble_hci_le_set_path_loss_report_param_cp conn_handle I # high_threshold : # high_hysteresis : # low_threshold : # low_hysteresis : # min_time_spent I # )]ble_hci_le_set_path_loss_report_enable_cp conn_handle I # enable : # )^ble_hci_le_set_transmit_power_report_enable_cp conn_handle I # local_enable : # remote_enable : # )æ^ble_hci_ev_disconn_cmp status : # conn_handle I # reason : # )½_ble_hci_ev_enrypt_chg status : # connection_handle I # enabled : # )Á`ble_hci_ev_rd_rem_ver_info_cmp status : # conn_handle I # version : # manufacturer I # subversion I # )¶able_hci_ev_command_complete num_packets : # opcode I # status : # a: return_params 0# )bble_hci_ev_command_complete_nop num_packets : # opcode I # )Ôbble_hci_ev_command_status status : # num_packets : # opcode I # )þbble_hci_ev_hw_error hw_code : # )ccomp_pkt handle I # packets I # )ócble_hci_ev_num_comp_pkts count : # ác~1 completed Ù1# )¨dble_hci_ev_data_buf_overflow link_type : # )ídble_hci_ev_enc_key_refresh status : # conn_handle I # )eble_hci_ev_le_meta subevent : # e: data 2# )àeble_hci_ev_auth_pyld_tmo conn_handle I # )fble_hci_ev_vs_debug id : # f: data 3# )hble_hci_ev_le_subev_conn_complete subev_code : # status : # conn_handle I # role : # peer_addr_type : #«g: peer_addr 3# conn_itvl I # conn_latency I # supervision_timeout I # mca : # )iadv_report type : # addr_type : #Ëh: addr @4# data_len : #óh: data i4# )áible_hci_ev_le_subev_adv_rpt subev_code : # num_reports : #Ñi4 reports É4# )kble_hci_ev_le_subev_conn_upd_complete
|
subev_code : # status : # conn_handle I # conn_itvl I # conn_latency I # supervision_timeout I # )lble_hci_ev_le_subev_rd_rem_used_feat subev_code : # status : # conn_handle I #øk: features í5# )ñlble_hci_ev_le_subev_lt_key_req subev_code : # conn_handle I # rand i # div I # )nble_hci_ev_le_subev_rem_conn_param_req subev_code : # conn_handle I # min_interval I # max_interval I # latency I # timeout I # )»oble_hci_ev_le_subev_data_len_chg subev_code : # conn_handle I # max_tx_octets I # max_tx_time I # max_rx_octets I # max_rx_time I # )¨pble_hci_ev_le_subev_rd_loc_p256_pubkey B subev_code : # status : #p: ? public_key
|
8# )qble_hci_ev_le_subev_gen_dhkey_complete " subev_code : # status : #q: dh_key w8# )Ásble_hci_ev_le_subev_enh_conn_complete subev_code : # status : # conn_handle I # role : # peer_addr_type : #¥r: peer_addr 9#Ár: local_rpa 69# Ýr: peer_rpa R9# conn_itvl I # conn_latency I # supervision_timeout I # mca : # )Ítdir_adv_report type : # addr_type : #t: addr õ9# dir_addr_type : #®t: dir_addr #:# rssi ÿ # )µuble_hci_ev_le_subev_direct_adv_rpt subev_code : # num_reports : #¥uÁ9 reports :# )»vble_hci_ev_le_subev_phy_update_complete subev_code : # status : # conn_handle I # tx_phy : # rx_phy : # )Ëxext_adv_report evt_type I # addr_type : #þv: addr s;# pri_phy : # sec_phy : #
|
sid : # tx_power ÿ # rssi ÿ # periodic_itvl I # dir_addr_type : #x: dir_addr <# data_len : #¾x: data 4<# )°yble_hci_ev_le_subev_ext_adv_rpt subev_code : # num_reports : # y;; reports <# ){ble_hci_ev_le_subev_periodic_adv_sync_estab subev_code : # status : # sync_handle I # sid : # peer_addr_type : #Éz: peer_addr >=# phy : # interval I # aca : # )É|ble_hci_ev_le_subev_periodic_adv_rpt subev_code : # sync_handle I # tx_power ÿ # rssi ÿ # cte_type : # data_status : # data_len : #¼|: data 2># )¢}ble_hci_ev_le_subev_periodic_adv_sync_lost subev_code : # sync_handle I # )Ü}ble_hci_ev_le_subev_scan_timeout subev_code : # )é~ble_hci_ev_le_subev_adv_set_terminated subev_code : # status : # adv_handle : # conn_handle I # num_events : # )ìble_hci_ev_le_subev_scan_req_rcvd subev_code : # adv_handle : # peer_addr_type : #Ú: peer_addr Ï?# )Éble_hci_ev_le_subev_chan_sel_alg subev_code : # conn_handle I # csa : # )Ðble_hci_ev_le_subev_periodic_adv_sync_transfer subev_code : # status : # conn_handle I # service_data I # sync_handle I # sid : # peer_addr_type : # : peer_addr A#
|
phy : # interval I # aca : # )ù
ble_hci_ev_le_subev_cis_established subev_code : # status : # cis_handle I #½: cig_sync_delay ±A#ß: cis_sync_delay ÓA#: trans_latency_mtos õA#
|
§: trans_latency_stom B# phy_mtos : # phy_stom : # nse : # bn_mtos : # bn_stom : # ft_mtos : # ft_stom : # max_pdu_mtos I # max_pdu_stom I # iso_interval I # )üble_hci_ev_le_subev_cis_request subev_code : # conn_handle I # cis_handle I # cig_id : # cis_id : # )°ble_hci_ev_le_subev_big_complete subev_code : # status : # big_handle : #æ: big_sync_delay ÚC#: transport_latency üC# phy : # nse : #
|
bn : # pto : # irc : # max_pdu I # iso_interval I # bis_cnt : #¤I bis D# )ble_hci_ev_le_subev_big_terminate_complete subev_code : # big_handle : # reason : # )®ble_hci_ev_le_subev_big_sync_established subev_code : # status : # big_handle : #: transport_latency E# nse : # bn : # pto : # irc : # max_pdu I #
|
iso_interval I # bis_cnt : #I bis_handles F# )ble_hci_ev_le_subev_big_sync_lost subev_code : # big_handle : # reason : # )ble_hci_ev_le_subev_peer_sca_complete subev_code : # status : # conn_handle I # sca : # )ble_hci_ev_le_subev_path_loss_threshold subev_code : # conn_handle I # current_path_loss : # zone_entered : # )Þble_hci_ev_le_subev_transmit_power_report subev_code : # status : # conn_handle I # reason : # phy : # transmit_power_level : # transmit_power_level_flag : # delta : # )ble_hci_ev_le_subev_biginfo_adv_report subev_code : # sync_handle I # bis_cnt : # nse : # iso_interval I # bn : # pto : # irc : # max_pdu I #
|
ª: sdu_interval I# max_sdu I # phy : # framing : # encryption : # )¿ble_hci_ev_le_subev_subrate_change subev_code : # status : # conn_handle I # subrate_factor I # periph_latency I # cont_num I # supervision_tmo I #
|
)ýhci_data_hdr hdh_handle_pb_bc I # hdh_len I # { | } H_BLE_ATT_ %BLE_ATT_UUID_PRIMARY_SERVICE 0x2800 &BLE_ATT_UUID_SECONDARY_SERVICE 0x2801 'BLE_ATT_UUID_INCLUDE 0x2802 (BLE_ATT_UUID_CHARACTERISTIC 0x2803 *BLE_ATT_ERR_INVALID_HANDLE 0x01 +BLE_ATT_ERR_READ_NOT_PERMITTED 0x02 ,BLE_ATT_ERR_WRITE_NOT_PERMITTED 0x03 -BLE_ATT_ERR_INVALID_PDU 0x04 .BLE_ATT_ERR_INSUFFICIENT_AUTHEN 0x05 /BLE_ATT_ERR_REQ_NOT_SUPPORTED 0x06 0BLE_ATT_ERR_INVALID_OFFSET 0x07 1BLE_ATT_ERR_INSUFFICIENT_AUTHOR 0x08 2BLE_ATT_ERR_PREPARE_QUEUE_FULL 0x09 3BLE_ATT_ERR_ATTR_NOT_FOUND 0x0a 4BLE_ATT_ERR_ATTR_NOT_LONG 0x0b 5BLE_ATT_ERR_INSUFFICIENT_KEY_SZ 0x0c 6BLE_ATT_ERR_INVALID_ATTR_VALUE_LEN 0x0d 7BLE_ATT_ERR_UNLIKELY 0x0e 8BLE_ATT_ERR_INSUFFICIENT_ENC 0x0f 9BLE_ATT_ERR_UNSUPPORTED_GROUP 0x10 :BLE_ATT_ERR_INSUFFICIENT_RES 0x11 <BLE_ATT_OP_ERROR_RSP 0x01 =BLE_ATT_OP_MTU_REQ 0x02 >BLE_ATT_OP_MTU_RSP 0x03 ?BLE_ATT_OP_FIND_INFO_REQ 0x04 @BLE_ATT_OP_FIND_INFO_RSP 0x05 ABLE_ATT_OP_FIND_TYPE_VALUE_REQ 0x06 BBLE_ATT_OP_FIND_TYPE_VALUE_RSP 0x07 CBLE_ATT_OP_READ_TYPE_REQ 0x08 DBLE_ATT_OP_READ_TYPE_RSP 0x09 EBLE_ATT_OP_READ_REQ 0x0a FBLE_ATT_OP_READ_RSP 0x0b GBLE_ATT_OP_READ_BLOB_REQ 0x0c HBLE_ATT_OP_READ_BLOB_RSP 0x0d IBLE_ATT_OP_READ_MULT_REQ 0x0e JBLE_ATT_OP_READ_MULT_RSP 0x0f KBLE_ATT_OP_READ_GROUP_TYPE_REQ 0x10 LBLE_ATT_OP_READ_GROUP_TYPE_RSP 0x11 MBLE_ATT_OP_WRITE_REQ 0x12 NBLE_ATT_OP_WRITE_RSP 0x13 OBLE_ATT_OP_PREP_WRITE_REQ 0x16 PBLE_ATT_OP_PREP_WRITE_RSP 0x17 QBLE_ATT_OP_EXEC_WRITE_REQ 0x18 RBLE_ATT_OP_EXEC_WRITE_RSP 0x19 SBLE_ATT_OP_NOTIFY_REQ 0x1b TBLE_ATT_OP_INDICATE_REQ 0x1d UBLE_ATT_OP_INDICATE_RSP 0x1e VBLE_ATT_OP_WRITE_CMD 0x52 XBLE_ATT_ATTR_MAX_LEN 512 ZBLE_ATT_F_READ 0x01 [BLE_ATT_F_WRITE 0x02 \BLE_ATT_F_READ_ENC 0x04 ]BLE_ATT_F_READ_AUTHEN 0x08 ^BLE_ATT_F_READ_AUTHOR 0x10 _BLE_ATT_F_WRITE_ENC 0x20 `BLE_ATT_F_WRITE_AUTHEN 0x40 aBLE_ATT_F_WRITE_AUTHOR 0x80 cHA_FLAG_PERM_RW (BLE_ATT_F_READ | BLE_ATT_F_WRITE) eBLE_ATT_ACCESS_OP_READ 1 fBLE_ATT_ACCESS_OP_WRITE 2 iBLE_ATT_MTU_DFLT 23 oBLE_ATT_MTU_MAX 527 ..\..\..\..\host\nimble\nimble\host\include\ ..\..\..\..\host\nimble\porting\nimble\include\ host/ble_att.h os/queue.h ð
|
..\..\..\..\host\nimble\nimble\host\include\host/ble_att.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git-ble\BLE_PAN1070\01_SDK\nimble\samples\bluetooth\ble_central_periph_ota\keil_107x H_BLE_EDDYSTONE_ %BLE_EDDYSTONE_MAX_UUIDS16 3 &BLE_EDDYSTONE_URL_MAX_LEN 17 (BLE_EDDYSTONE_URL_SCHEME_HTTP_WWW 0 )BLE_EDDYSTONE_URL_SCHEME_HTTPS_WWW 1 *BLE_EDDYSTONE_URL_SCHEME_HTTP 2 +BLE_EDDYSTONE_URL_SCHEME_HTTPS 3 -BLE_EDDYSTONE_URL_SUFFIX_COM_SLASH 0x00 .BLE_EDDYSTONE_URL_SUFFIX_ORG_SLASH 0x01 /BLE_EDDYSTONE_URL_SUFFIX_EDU_SLASH 0x02 0BLE_EDDYSTONE_URL_SUFFIX_NET_SLASH 0x03 1BLE_EDDYSTONE_URL_SUFFIX_INFO_SLASH 0x04 2BLE_EDDYSTONE_URL_SUFFIX_BIZ_SLASH 0x05 3BLE_EDDYSTONE_URL_SUFFIX_GOV_SLASH 0x06 4BLE_EDDYSTONE_URL_SUFFIX_COM 0x07 5BLE_EDDYSTONE_URL_SUFFIX_ORG 0x08 6BLE_EDDYSTONE_URL_SUFFIX_EDU 0x09 7BLE_EDDYSTONE_URL_SUFFIX_NET 0x0a 8BLE_EDDYSTONE_URL_SUFFIX_INFO 0x0b 9BLE_EDDYSTONE_URL_SUFFIX_BIZ 0x0c :BLE_EDDYSTONE_URL_SUFFIX_GOV 0x0d ;BLE_EDDYSTONE_URL_SUFFIX_NONE 0xff ..\..\..\..\host\nimble\nimble\host\include\ C:\Keil_v5\ARM\ARMCC\Bin\..\include\ host/ble_eddystone.h inttypes.h ô
|
..\..\..\..\host\nimble\nimble\host\include\host/ble_eddystone.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git-ble\BLE_PAN1070\01_SDK\nimble\samples\bluetooth\ble_central_periph_ota\keil_107x
H_BLE_HS_ !"#$ %
|
& ' ( )*+,-.7BLE_HS_FOREVER INT32_MAX ;BLE_HS_CONN_HANDLE_NONE 0xffff GBLE_HS_EAGAIN 1 HBLE_HS_EALREADY 2 IBLE_HS_EINVAL 3 JBLE_HS_EMSGSIZE 4 KBLE_HS_ENOENT 5 LBLE_HS_ENOMEM 6 MBLE_HS_ENOTCONN 7 NBLE_HS_ENOTSUP 8 OBLE_HS_EAPP 9 PBLE_HS_EBADDATA 10 QBLE_HS_EOS 11 RBLE_HS_ECONTROLLER 12 SBLE_HS_ETIMEOUT 13 TBLE_HS_EDONE 14 UBLE_HS_EBUSY 15 VBLE_HS_EREJECT 16 WBLE_HS_EUNKNOWN 17 XBLE_HS_EROLE 18 YBLE_HS_ETIMEOUT_HCI 19 ZBLE_HS_ENOMEM_EVT 20 [BLE_HS_ENOADDR 21 \BLE_HS_ENOTSYNCED 22 ]BLE_HS_EAUTHEN 23 ^BLE_HS_EAUTHOR 24 _BLE_HS_EENCRYPT 25 `BLE_HS_EENCRYPT_KEY_SZ 26 aBLE_HS_ESTORE_CAP 27 bBLE_HS_ESTORE_FAIL 28 cBLE_HS_EPREEMPTED 29 dBLE_HS_EDISABLED 30 eBLE_HS_ESTALLED 31 hBLE_HS_ERR_ATT_BASE 0x100 kBLE_HS_ATT_ERR(x) ((x) ? BLE_HS_ERR_ATT_BASE + (x) : 0) nBLE_HS_ERR_HCI_BASE 0x200 qBLE_HS_HCI_ERR(x) ((x) ? BLE_HS_ERR_HCI_BASE + (x) : 0) tBLE_HS_ERR_L2C_BASE 0x300 wBLE_HS_L2C_ERR(x) ((x) ? BLE_HS_ERR_L2C_BASE + (x) : 0) zBLE_HS_ERR_SM_US_BASE 0x400 }BLE_HS_SM_US_ERR(x) ((x) ? BLE_HS_ERR_SM_US_BASE + (x) : 0) BLE_HS_ERR_SM_PEER_BASE 0x500 BLE_HS_SM_PEER_ERR(x) ((x) ? BLE_HS_ERR_SM_PEER_BASE + (x) : 0) BLE_HS_ERR_HW_BASE 0x600 BLE_HS_HW_ERR(x) (BLE_HS_ERR_HW_BASE + (x)) BLE_HS_IO_DISPLAY_ONLY 0x00 ¡BLE_HS_IO_DISPLAY_YESNO 0x01 ¤BLE_HS_IO_KEYBOARD_ONLY 0x02 §BLE_HS_IO_NO_INPUT_OUTPUT 0x03 ªBLE_HS_IO_KEYBOARD_DISPLAY 0x04
|
..\..\..\..\host\nimble\nimble\host\include\ C:\Keil_v5\ARM\ARMCC\Bin\..\include\ ..\..\..\..\host\nimble\nimble\include\ host/ble_hs.h inttypes.h nimble/hci_common.h host/ble_att.h host/ble_eddystone.h host/ble_gap.h host/ble_gatt.h host/ble_hs_adv.h host/ble_hs_id.h host/ble_hs_hci.h host/ble_hs_log.h host/ble_hs_mbuf.h host/ble_hs_stop.h host/ble_ibeacon.h host/ble_l2cap.h host/ble_sm.h host/ble_store.h host/ble_uuid.h nimble/nimble_npl.h
|
..\..\..\..\host\nimble\nimble\host\include\host/ble_hs.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git-ble\BLE_PAN1070\01_SDK\nimble\samples\bluetooth\ble_central_periph_ota\keil_107x int uvoid unsigned int Pble_hs_reset_fn ü´O¨ Pble_hs_sync_fn $¸)Áble_hs_cfg ( gatts_register_cb Á# gatts_register_arg Ç# sm_io_cap : #!sm_oob_data_flag ü #!sm_bonding ü #!sm_mitm ü #!sm_sc ü #!sm_keypress ü # sm_our_key_dist : #
|
sm_their_key_dist : # reset_cb Ë# sync_cb Ï# store_read_cb Ó# store_write_cb Ù# store_delete_cb ß# store_status_cb å# store_status_arg Ç#$ " "ö " "("ê " "= "p qble_hs_cfg ?O%ï ë ble_hs_cfg H_BLE_UUID_ SBLE_UUID16_INIT(uuid16) { .u.type = BLE_UUID_TYPE_16, .value = (uuid16), } YBLE_UUID32_INIT(uuid32) { .u.type = BLE_UUID_TYPE_32, .value = (uuid32), } _BLE_UUID128_INIT(uuid128...) { .u.type = BLE_UUID_TYPE_128, .value = { uuid128 }, } eBLE_UUID16_DECLARE(uuid16) ((ble_uuid_t *) (&(ble_uuid16_t) BLE_UUID16_INIT(uuid16))) hBLE_UUID32_DECLARE(uuid32) ((ble_uuid_t *) (&(ble_uuid32_t) BLE_UUID32_INIT(uuid32))) kBLE_UUID128_DECLARE(uuid128...) ((ble_uuid_t *) (&(ble_uuid128_t) BLE_UUID128_INIT(uuid128))) nBLE_UUID16(u) ((ble_uuid16_t *) (u)) qBLE_UUID32(u) ((ble_uuid32_t *) (u)) tBLE_UUID128(u) ((ble_uuid128_t *) (u)) zBLE_UUID_STR_LEN (37) ..\..\..\..\host\nimble\nimble\host\include\ C:\Keil_v5\ARM\ARMCC\Bin\..\include\ host/ble_uuid.h inttypes.h stddef.h 0
|
..\..\..\..\host\nimble\nimble\host\include\host/ble_uuid.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git-ble\BLE_PAN1070\01_SDK\nimble\samples\bluetooth\ble_central_periph_ota\keil_107x ³BLE_UUID_TYPE_16 BLE_UUID_TYPE_32 BLE_UUID_TYPE_128 *Æ type : # Pble_uuid_t 37*õ u F# value I # Pble_uuid16_t X=*¦ u F# value Y # Pble_uuid32_t C*à u F# Ò: value Ç# Pble_uuid128_t ºIS u F u16 u u32 ¦ u128 à Pble_uuid_any_t õQ H_BLE_HS_ADV_ BLE_HS_ADV_MAX_SZ BLE_HCI_MAX_ADV_DATA_LEN !BLE_HS_ADV_MAX_FIELD_SZ (BLE_HS_ADV_MAX_SZ - 2) lBLE_HS_ADV_TYPE_FLAGS 0x01 mBLE_HS_ADV_TYPE_INCOMP_UUIDS16 0x02 nBLE_HS_ADV_TYPE_COMP_UUIDS16 0x03 oBLE_HS_ADV_TYPE_INCOMP_UUIDS32 0x04 pBLE_HS_ADV_TYPE_COMP_UUIDS32 0x05 qBLE_HS_ADV_TYPE_INCOMP_UUIDS128 0x06 rBLE_HS_ADV_TYPE_COMP_UUIDS128 0x07 sBLE_HS_ADV_TYPE_INCOMP_NAME 0x08 tBLE_HS_ADV_TYPE_COMP_NAME 0x09 uBLE_HS_ADV_TYPE_TX_PWR_LVL 0x0a vBLE_HS_ADV_TYPE_SLAVE_ITVL_RANGE 0x12 wBLE_HS_ADV_TYPE_SOL_UUIDS16 0x14 xBLE_HS_ADV_TYPE_SOL_UUIDS128 0x15 yBLE_HS_ADV_TYPE_SVC_DATA_UUID16 0x16 zBLE_HS_ADV_TYPE_PUBLIC_TGT_ADDR 0x17 {BLE_HS_ADV_TYPE_RANDOM_TGT_ADDR 0x18 |BLE_HS_ADV_TYPE_APPEARANCE 0x19 }BLE_HS_ADV_TYPE_ADV_ITVL 0x1a ~BLE_HS_ADV_TYPE_SVC_DATA_UUID32 0x20 BLE_HS_ADV_TYPE_SVC_DATA_UUID128 0x21 BLE_HS_ADV_TYPE_URI 0x24 BLE_HS_ADV_TYPE_MESH_PROV 0x29 BLE_HS_ADV_TYPE_MESH_MESSAGE 0x2a BLE_HS_ADV_TYPE_MESH_BEACON 0x2b BLE_HS_ADV_TYPE_MFG_DATA 0xff BLE_HS_ADV_FLAGS_LEN 1 BLE_HS_ADV_F_DISC_LTD 0x01 BLE_HS_ADV_F_DISC_GEN 0x02 BLE_HS_ADV_F_BREDR_UNSUP 0x04 BLE_HS_ADV_TX_PWR_LVL_LEN 1 BLE_HS_ADV_TX_PWR_LVL_AUTO (-128) BLE_HS_ADV_SLAVE_ITVL_RANGE_LEN 4 BLE_HS_ADV_SVC_DATA_UUID16_MIN_LEN 2 BLE_HS_ADV_PUBLIC_TGT_ADDR_ENTRY_LEN 6 BLE_HS_ADV_APPEARANCE_LEN 2 BLE_HS_ADV_ADV_ITVL_LEN 2 BLE_HS_ADV_SVC_DATA_UUID32_MIN_LEN 4 BLE_HS_ADV_SVC_DATA_UUID128_MIN_LEN 16 ¤ ..\..\..\..\host\nimble\nimble\host\include\ C:\Keil_v5\ARM\ARMCC\Bin\..\include\ host/ble_hs_adv.h inttypes.h host/ble_uuid.h ¬
|
..\..\..\..\host\nimble\nimble\host\include\host/ble_hs_adv.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git-ble\BLE_PAN1070\01_SDK\nimble\samples\bluetooth\ble_central_periph_ota\keil_107x int uvoid unsigned int Nó %#%' c" "ú "Pble_hs_adv_parse_func_t +))»ble_hs_adv_fields ` flags : # uuids16 A# num_uuids16 : #!uuids16_is_complete # uuids32 K# num_uuids32 : #!uuids32_is_complete # uuids128 U# num_uuids128 : #!uuids128_is_complete # name _# name_len : # !name_is_complete # tx_pwr_lvl ÿ #"!tx_pwr_lvl_is_present # slave_itvl_range _#$ svc_data_uuid16 _#( svc_data_uuid16_len : #, public_tgt_addr _#0 num_public_tgt_addrs : #4 appearance I #6!appearance_is_present #8 adv_itvl I #:!adv_itvl_is_present #< svc_data_uuid32 _#@ svc_data_uuid32_len : #D svc_data_uuid128 _#H svc_data_uuid128_len : #L uri _#P uri_len : #T mfg_data _#X mfg_data_len : #\ u ";¦ "Eà "O: "Y)® ble_hs_adv_field length : # type : # : value # H_BLE_GAP_ !*BLE_GAP_ADV_ITVL_MS(t) ((t) * 1000 / BLE_HCI_ADV_ITVL) +BLE_GAP_SCAN_ITVL_MS(t) ((t) * 1000 / BLE_HCI_SCAN_ITVL) ,BLE_GAP_SCAN_WIN_MS(t) ((t) * 1000 / BLE_HCI_SCAN_ITVL) -BLE_GAP_CONN_ITVL_MS(t) ((t) * 1000 / BLE_HCI_CONN_ITVL) .BLE_GAP_SUPERVISION_TIMEOUT_MS(t) ((t) / 10) 1BLE_GAP_ADV_FAST_INTERVAL1_MIN BLE_GAP_ADV_ITVL_MS(30) 4BLE_GAP_ADV_FAST_INTERVAL1_MAX BLE_GAP_ADV_ITVL_MS(60) 7BLE_GAP_ADV_FAST_INTERVAL2_MIN BLE_GAP_ADV_ITVL_MS(100) :BLE_GAP_ADV_FAST_INTERVAL2_MAX BLE_GAP_ADV_ITVL_MS(150) =BLE_GAP_SCAN_FAST_INTERVAL_MIN BLE_GAP_SCAN_ITVL_MS(30) @BLE_GAP_SCAN_FAST_INTERVAL_MAX BLE_GAP_SCAN_ITVL_MS(60) CBLE_GAP_LIM_DISC_SCAN_INT BLE_GAP_SCAN_ITVL_MS(11.25) FBLE_GAP_LIM_DISC_SCAN_WINDOW BLE_GAP_SCAN_WIN_MS(11.25) IBLE_GAP_SCAN_FAST_WINDOW BLE_GAP_SCAN_WIN_MS(30) LBLE_GAP_SCAN_FAST_PERIOD BLE_GAP_SCAN_ITVL_MS(30.72) OBLE_GAP_SCAN_SLOW_INTERVAL1 BLE_GAP_SCAN_ITVL_MS(1280) RBLE_GAP_SCAN_SLOW_WINDOW1 BLE_GAP_SCAN_WIN_MS(11.25) UBLE_GAP_DISC_DUR_DFLT (10.24 * 1000) XBLE_GAP_CONN_DUR_DFLT (30 * 1000) [BLE_GAP_CONN_PAUSE_CENTRAL (1 * 1000) ^BLE_GAP_CONN_PAUSE_PERIPHERAL (5 * 1000) aBLE_GAP_INITIAL_CONN_ITVL_MIN BLE_GAP_CONN_ITVL_MS(30) dBLE_GAP_INITIAL_CONN_ITVL_MAX BLE_GAP_CONN_ITVL_MS(50) gBLE_GAP_ADV_DFLT_CHANNEL_MAP 0x07 iBLE_GAP_INITIAL_CONN_LATENCY 0 jBLE_GAP_INITIAL_SUPERVISION_TIMEOUT 0x0100 kBLE_GAP_INITIAL_CONN_MIN_CE_LEN 0x0000 lBLE_GAP_INITIAL_CONN_MAX_CE_LEN 0x0000 nBLE_GAP_ROLE_MASTER 0 oBLE_GAP_ROLE_SLAVE 1 qBLE_GAP_EVENT_CONNECT 0 rBLE_GAP_EVENT_DISCONNECT 1 tBLE_GAP_EVENT_CONN_UPDATE 3 uBLE_GAP_EVENT_CONN_UPDATE_REQ 4 vBLE_GAP_EVENT_L2CAP_UPDATE_REQ 5 wBLE_GAP_EVENT_TERM_FAILURE 6 xBLE_GAP_EVENT_DISC 7 yBLE_GAP_EVENT_DISC_COMPLETE 8 zBLE_GAP_EVENT_ADV_COMPLETE 9 {BLE_GAP_EVENT_ENC_CHANGE 10 |BLE_GAP_EVENT_PASSKEY_ACTION 11 }BLE_GAP_EVENT_NOTIFY_RX 12 ~BLE_GAP_EVENT_NOTIFY_TX 13 BLE_GAP_EVENT_SUBSCRIBE 14 BLE_GAP_EVENT_MTU 15 BLE_GAP_EVENT_IDENTITY_RESOLVED 16 BLE_GAP_EVENT_REPEAT_PAIRING 17 BLE_GAP_EVENT_PHY_UPDATE_COMPLETE 18 BLE_GAP_EVENT_EXT_DISC 19
BLE_GAP_EVENT_PERIODIC_SYNC 20 BLE_GAP_EVENT_PERIODIC_REPORT 21 BLE_GAP_EVENT_PERIODIC_SYNC_LOST 22 BLE_GAP_EVENT_SCAN_REQ_RCVD 23 BLE_GAP_EVENT_PERIODIC_TRANSFER 24 BLE_GAP_EVENT_PATHLOSS_THRESHOLD 25 BLE_GAP_EVENT_TRANSMIT_POWER 26 BLE_GAP_SUBSCRIBE_REASON_WRITE 1 BLE_GAP_SUBSCRIBE_REASON_TERM 2 BLE_GAP_SUBSCRIBE_REASON_RESTORE 3 BLE_GAP_REPEAT_PAIRING_RETRY 1 BLE_GAP_REPEAT_PAIRING_IGNORE 2 BLE_GAP_CONN_MODE_NON 0 BLE_GAP_CONN_MODE_DIR 1 BLE_GAP_CONN_MODE_UND 2 BLE_GAP_DISC_MODE_NON 0 BLE_GAP_DISC_MODE_LTD 1 BLE_GAP_DISC_MODE_GEN 2 çBLE_GAP_PRIVATE_MODE_NETWORK 0 èBLE_GAP_PRIVATE_MODE_DEVICE 1 ÷BLE_GAP_LE_PHY_1M 1 øBLE_GAP_LE_PHY_2M 2 ùBLE_GAP_LE_PHY_CODED 3 BLE_GAP_LE_PHY_1M_MASK 0x01 BLE_GAP_LE_PHY_2M_MASK 0x02 BLE_GAP_LE_PHY_CODED_MASK 0x04 BLE_GAP_LE_PHY_ANY_MASK 0x0F ¦BLE_GAP_LE_PHY_CODED_ANY 0 §BLE_GAP_LE_PHY_CODED_S2 1 ¨BLE_GAP_LE_PHY_CODED_S8 2 Ü Ò ..\..\..\..\host\nimble\nimble\host\include\ C:\Keil_v5\ARM\ARMCC\Bin\..\include\ ..\..\..\..\config\ host/ble_gap.h inttypes.h host/ble_hs.h host/ble_hs_adv.h nimble_syscfg.h
|
..\..\..\..\host\nimble\nimble\host\include\host/ble_gap.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git-ble\BLE_PAN1070\01_SDK\nimble\samples\bluetooth\ble_central_periph_ota\keil_107x unsigned int int uvoid )·ble_gap_adv_params
|
conn_mode : # disc_mode : # itvl_min I # itvl_max I # channel_map : # filter_policy : #!high_duty_cycle : # )¿ble_gap_conn_desc , sec_state # our_id_addr Ì # peer_id_addr Ì # our_ota_addr Ì # peer_ota_addr Ì # conn_handle I # conn_itvl I #" conn_latency I #$ supervision_timeout I #& role : #( master_clock_accuracy : #) )úble_gap_conn_params scan_itvl I # scan_window I # itvl_min I # itvl_max I # latency I # supervision_timeout I #
|
min_ce_len I # max_ce_len I # )Éble_gap_ext_disc_params itvl I # window I #!passive : # )Ýble_gap_disc_params itvl I # window I # filter_policy : #!limited : #!passive : #!filter_duplicates : # )ï ble_gap_upd_params itvl_min I # itvl_max I # latency I # supervision_timeout I # min_ce_len I # max_ce_len I #
|
)«
|
ble_gap_passkey_params action : # numcmp Y # )¨ ble_gap_disc_desc event_type : # length_data : # addr Ì # rssi ÿ # data ®# direct_addr Ì # : "¨) ble_gap_repeat_pairing conn_handle I # cur_key_size : #!cur_authenticated : #!cur_sc : # new_key_size : #!new_authenticated : #!new_sc : #!new_bonding : # *± status # conn_handle I # *Ð 0 reason # conn ·# *ã reason # *ö reason # * status # conn_handle I # *Þ peer_params b# self_params f# conn_handle I # ]"^"]* status # conn_handle I # *º status # conn_handle I # *â params ï# conn_handle I # *² om 2# attr_handle I # conn_handle I #!indication : # "× * status # conn_handle I # attr_handle I #!indication : # * conn_handle I # attr_handle I # reason : #!prev_notify : #!cur_notify : #!prev_indicate : #!cur_indicate : # *ê conn_handle I # channel_id I # value I # * conn_handle I # *Ì status # conn_handle I # tx_phy : # rx_phy : # SÓ0 connect disconnect ± disc + disc_complete Ð adv_complete ã conn_update ö conn_update_req term_failure j enc_change passkey º notify_rx â notify_tx 8 subscribe mtu - identity_resolved j repeat_pairing ² phy_updated )üble_gap_event 4 type : # Ì # N % % "Ó
|
"Pble_gap_event_fn ü
|
*Å"E sle_next 0 # )ble_gap_event_listener fn # arg # link , # " -hci_le_conn_complete -hci_conn_update )ble_gap_sec_state !encrypted ð # !authenticated ð # !bonded ð # !key_size ð # H_BLE_GATT_ )BLE_GATT_REGISTER_OP_SVC 1 *BLE_GATT_REGISTER_OP_CHR 2 +BLE_GATT_REGISTER_OP_DSC 3 -BLE_GATT_SVC_UUID16 0x1801 .BLE_GATT_DSC_CLT_CFG_UUID16 0x2902 0BLE_GATT_CHR_PROP_BROADCAST 0x01 1BLE_GATT_CHR_PROP_READ 0x02 2BLE_GATT_CHR_PROP_WRITE_NO_RSP 0x04 3BLE_GATT_CHR_PROP_WRITE 0x08 4BLE_GATT_CHR_PROP_NOTIFY 0x10 5BLE_GATT_CHR_PROP_INDICATE 0x20 6BLE_GATT_CHR_PROP_AUTH_SIGN_WRITE 0x40 7BLE_GATT_CHR_PROP_EXTENDED 0x80 9BLE_GATT_ACCESS_OP_READ_CHR 0 :BLE_GATT_ACCESS_OP_WRITE_CHR 1 ;BLE_GATT_ACCESS_OP_READ_DSC 2 <BLE_GATT_ACCESS_OP_WRITE_DSC 3 >BLE_GATT_CHR_F_BROADCAST 0x0001 ?BLE_GATT_CHR_F_READ 0x0002 @BLE_GATT_CHR_F_WRITE_NO_RSP 0x0004 ABLE_GATT_CHR_F_WRITE 0x0008 BBLE_GATT_CHR_F_NOTIFY 0x0010 CBLE_GATT_CHR_F_INDICATE 0x0020 DBLE_GATT_CHR_F_AUTH_SIGN_WRITE 0x0040 EBLE_GATT_CHR_F_RELIABLE_WRITE 0x0080 FBLE_GATT_CHR_F_AUX_WRITE 0x0100 GBLE_GATT_CHR_F_READ_ENC 0x0200 HBLE_GATT_CHR_F_READ_AUTHEN 0x0400 IBLE_GATT_CHR_F_READ_AUTHOR 0x0800 JBLE_GATT_CHR_F_WRITE_ENC 0x1000 KBLE_GATT_CHR_F_WRITE_AUTHEN 0x2000 LBLE_GATT_CHR_F_WRITE_AUTHOR 0x4000 NBLE_GATT_SVC_TYPE_END 0 OBLE_GATT_SVC_TYPE_PRIMARY 1 PBLE_GATT_SVC_TYPE_SECONDARY 2 ´ « ..\..\..\..\host\nimble\nimble\host\include\ C:\Keil_v5\ARM\ARMCC\Bin\..\include\ host/ble_gatt.h inttypes.h host/ble_att.h host/ble_uuid.h `
|
..\..\..\..\host\nimble\nimble\host\include\host/ble_gatt.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git-ble\BLE_PAN1070\01_SDK\nimble\samples\bluetooth\ble_central_periph_ota\keil_107x int uvoid Nñ %I % %I %! ""ø Pble_gatt_mtu_fn þ p NÕñ %I % %Y%! F"UPble_gatt_disc_svc_fn <s Nñ %I % %%! "Pble_gatt_attr_fn y} NÍñ %I % %%: %! Pble_gatt_reliable_attr_fn ® Nñ %I % % %! Ó"Pble_gatt_chr_fn ï NÇñ %I % %I %K%! /"GPble_gatt_dsc_fn ( Nñ %I %I %ê%!"K Pble_gatt_access_fn g£ Pble_gatt_chr_flags I ¦)Èble_gatt_chr_def uuid N# access_cb R# arg !#"Ç descriptors û# flags ¡# min_key_size : # val_handle V# F "H""I )³ble_gatt_svc_def type : # uuid N# includes »# characteristics Ã# \"³"·¾"¿)®ble_gatt_dsc_def uuid N# att_flags : # min_key_size : # access_cb R# arg !# Sà chr à dsc G Ç"C) ble_gatt_access_ctxt op : # om Í# .# *§ handle I # svc_def ·# *ò def_handle I # val_handle I # chr_def Ã# svc_def ·# *´
|
handle I # dsc_def G# chr_def Ã# svc_def ·# SÑ
|
svc chr § dsc ò ) ble_gatt_register_ctxt op : # 4# O %%! "QPble_gatt_register_fn úOÆ %·%I %I %! "®Pble_gatt_svc_foreach_fn Ææ"K-ble_hs_conn -ble_att_error_rsp )Æ ble_gatt_error status I # att_handle I # ) ble_gatt_svc start_handle I # end_handle I # uuid # )Í ble_gatt_attr handle I # offset I # om Í# "× )¯ble_gatt_chr def_handle I # val_handle I # properties : # uuid # )ßble_gatt_dsc handle I # uuid # H_BLE_HS_ID_ È ¿ ..\..\..\..\host\nimble\nimble\host\include\ C:\Keil_v5\ARM\ARMCC\Bin\..\include\ ..\..\..\..\host\nimble\nimble\include\ host/ble_hs_id.h inttypes.h nimble/ble.h ð
|
..\..\..\..\host\nimble\nimble\host\include\host/ble_hs_id.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git-ble\BLE_PAN1070\01_SDK\nimble\samples\bluetooth\ble_central_periph_ota\keil_107x H_BLE_HS_HCI_ ..\..\..\..\host\nimble\nimble\host\include\ C:\Keil_v5\ARM\ARMCC\Bin\..\include\ host/ble_hs_hci.h inttypes.h ô
|
..\..\..\..\host\nimble\nimble\host\include\host/ble_hs_hci.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git-ble\BLE_PAN1070\01_SDK\nimble\samples\bluetooth\ble_central_periph_ota\keil_107x ¡ ¢ H_IGNORE_ IGN_1(X) ((void)(X)) !IGN_2(X,__VA_ARGS__...) ((void)(X));IGN_1(__VA_ARGS__) "IGN_3(X,__VA_ARGS__...) ((void)(X));IGN_2(__VA_ARGS__) #IGN_4(X,__VA_ARGS__...) ((void)(X));IGN_3(__VA_ARGS__) $IGN_5(X,__VA_ARGS__...) ((void)(X));IGN_4(__VA_ARGS__) %IGN_6(X,__VA_ARGS__...) ((void)(X));IGN_5(__VA_ARGS__) &IGN_7(X,__VA_ARGS__...) ((void)(X));IGN_6(__VA_ARGS__) 'IGN_8(X,__VA_ARGS__...) ((void)(X));IGN_7(__VA_ARGS__) (IGN_9(X,__VA_ARGS__...) ((void)(X));IGN_8(__VA_ARGS__) )IGN_10(X,__VA_ARGS__...) ((void)(X));IGN_9(__VA_ARGS__) *IGN_11(X,__VA_ARGS__...) ((void)(X));IGN_10(__VA_ARGS__) +IGN_12(X,__VA_ARGS__...) ((void)(X));IGN_11(__VA_ARGS__) ,IGN_13(X,__VA_ARGS__...) ((void)(X));IGN_12(__VA_ARGS__) -IGN_14(X,__VA_ARGS__...) ((void)(X));IGN_13(__VA_ARGS__) .IGN_15(X,__VA_ARGS__...) ((void)(X));IGN_14(__VA_ARGS__) /IGN_16(X,__VA_ARGS__...) ((void)(X));IGN_15(__VA_ARGS__) 0IGN_17(X,__VA_ARGS__...) ((void)(X));IGN_16(__VA_ARGS__) 1IGN_18(X,__VA_ARGS__...) ((void)(X));IGN_17(__VA_ARGS__) 2IGN_19(X,__VA_ARGS__...) ((void)(X));IGN_18(__VA_ARGS__) 3IGN_20(X,__VA_ARGS__...) ((void)(X));IGN_19(__VA_ARGS__) 5GET_MACRO(_1,_2,_3,_4,_5,_6,_7,_8,_9,_10,_11,_12,_13,_14,_15,_16,_17,_18,_19,_20,NAME,__VA_ARGS__...) NAME 7IGNORE(__VA_ARGS__...) GET_MACRO(__VA_ARGS__, IGN_20, IGN_19, IGN_18, IGN_17, IGN_16, IGN_15, IGN_14, IGN_13, IGN_12, IGN_11, IGN_10, IGN_9, IGN_8, IGN_7, IGN_6, IGN_5, IGN_4, IGN_3, IGN_2, IGN_1)(__VA_ARGS__) d Z ..\..\..\..\host\nimble\porting\nimble\include\ log_common/ignore.h ø
|
..\..\..\..\host\nimble\porting\nimble\include\log_common/ignore.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git-ble\BLE_PAN1070\01_SDK\nimble\samples\bluetooth\ble_central_periph_ota\keil_107x ¤ ¥ ¦ § H_LOG_COMMON_ LOG_VERSION_V3 3 "LOG_TYPE_STREAM (0) #LOG_TYPE_MEMORY (1) $LOG_TYPE_STORAGE (2) &LOG_LEVEL_DEBUG (0) 'LOG_LEVEL_INFO (1) (LOG_LEVEL_WARN (2) )LOG_LEVEL_ERROR (3) *LOG_LEVEL_CRITICAL (4) ,LOG_LEVEL_MAX (15) .LOG_LEVEL_STR(level) (LOG_LEVEL_DEBUG == level ? "DEBUG" : (LOG_LEVEL_INFO == level ? "INFO" : (LOG_LEVEL_WARN == level ? "WARN" : (LOG_LEVEL_ERROR == level ? "ERROR" : (LOG_LEVEL_CRITICAL == level ? "CRITICAL" : "UNKNOWN"))))) :LOG_MODULE_DEFAULT 0 ;LOG_MODULE_OS 1 <LOG_MODULE_NEWTMGR 2 =LOG_MODULE_NIMBLE_CTLR 3 >LOG_MODULE_NIMBLE_HOST 4 ?LOG_MODULE_NFFS 5 @LOG_MODULE_REBOOT 6 ALOG_MODULE_IOTIVITY 7 BLOG_MODULE_TEST 8 DLOG_MODULE_PERUSER 64 ELOG_MODULE_MAX (255) GLOG_ETYPE_STRING (0) HLOG_ETYPE_CBOR (1) ILOG_ETYPE_BINARY (2) LUTC01_01_2016 1451606400 NLOG_NAME_MAX_LEN (64) SLOG_SYSLEVEL ((uint8_t)MYNEWT_VAL_LOG_LEVEL) cLOG_MOD_LEVEL_IS_ACTIVE(mod_level,entry_level) (LOG_LEVEL <= (entry_level) && (mod_level) <= (entry_level)) gLOGS_NMGR_OP_READ (0) hLOGS_NMGR_OP_CLEAR (1) iLOGS_NMGR_OP_APPEND (2) jLOGS_NMGR_OP_MODULE_LIST (3) kLOGS_NMGR_OP_LEVEL_LIST (4) lLOGS_NMGR_OP_LOGS_LIST (5) mLOGS_NMGR_OP_SET_WATERMARK (6) nLOGS_NMGR_OP_MODLEVEL (8) pLOG_PRINTF_MAX_ENTRY_LEN (128) ° ¦ ..\..\..\..\host\nimble\porting\nimble\include\ C:\Keil_v5\ARM\ARMCC\Bin\..\include\ log_common/log_common.h stdint.h log_common/ignore.h ¤
|
..\..\..\..\host\nimble\porting\nimble\include\log_common/log_common.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git-ble\BLE_PAN1070\01_SDK\nimble\samples\bluetooth\ble_central_periph_ota\keil_107x )µlog_info li_next_index Y # li_version : # OÓ%%Y ø "B"ø Plog_append_cb 5Oñ%H Plog_notify_rotate_cb iqg_log_info ü "ø ¨ g_log_info © ª « __LOG_H__ \ P ..\..\..\..\host\nimble\porting\nimble\include\ log/log.h
|
..\..\..\..\host\nimble\porting\nimble\include\log/log.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git-ble\BLE_PAN1070\01_SDK\nimble\samples\bluetooth\ble_central_periph_ota\keil_107x uvoid "î -log < log_dummy $ô log V ® ¯ H_MODLOG_ MODLOG_MODULE_DFLT 255 "MODLOG_DEBUG(ml_mod_,__VA_ARGS__...) IGNORE(__VA_ARGS__) )MODLOG_INFO(ml_mod_,__VA_ARGS__...) IGNORE(__VA_ARGS__) 0MODLOG_WARN(ml_mod_,__VA_ARGS__...) IGNORE(__VA_ARGS__) 7MODLOG_ERROR(ml_mod_,__VA_ARGS__...) IGNORE(__VA_ARGS__) >MODLOG_CRITICAL(ml_mod_,__VA_ARGS__...) IGNORE(__VA_ARGS__) AMODLOG(ml_lvl_,ml_mod_,__VA_ARGS__...) MODLOG_ ## ml_lvl_((ml_mod_), __VA_ARGS__) ¸ ® ..\..\..\..\host\nimble\porting\nimble\include\ C:\Keil_v5\ARM\ARMCC\Bin\..\include\ modlog/modlog.h stdio.h log_common/log_common.h log/log.h ô
|
..\..\..\..\host\nimble\porting\nimble\include\modlog/modlog.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git-ble\BLE_PAN1070\01_SDK\nimble\samples\bluetooth\ble_central_periph_ota\keil_107x ± ² ³ H_MYNEWT_LOGCFG_ BLE_HS_LOG_DEBUG(__VA_ARGS__...) IGNORE(__VA_ARGS__) BLE_HS_LOG_INFO(__VA_ARGS__...) MODLOG_INFO(4, __VA_ARGS__) BLE_HS_LOG_WARN(__VA_ARGS__...) MODLOG_WARN(4, __VA_ARGS__) BLE_HS_LOG_ERROR(__VA_ARGS__...) MODLOG_ERROR(4, __VA_ARGS__) BLE_HS_LOG_CRITICAL(__VA_ARGS__...) MODLOG_CRITICAL(4, __VA_ARGS__) BLE_HS_LOG_DISABLED(__VA_ARGS__...) MODLOG_DISABLED(4, __VA_ARGS__) DFLT_LOG_DEBUG(__VA_ARGS__...) IGNORE(__VA_ARGS__) DFLT_LOG_INFO(__VA_ARGS__...) MODLOG_INFO(0, __VA_ARGS__) DFLT_LOG_WARN(__VA_ARGS__...) MODLOG_WARN(0, __VA_ARGS__) DFLT_LOG_ERROR(__VA_ARGS__...) MODLOG_ERROR(0, __VA_ARGS__) DFLT_LOG_CRITICAL(__VA_ARGS__...) MODLOG_CRITICAL(0, __VA_ARGS__) DFLT_LOG_DISABLED(__VA_ARGS__...) MODLOG_DISABLED(0, __VA_ARGS__) ..\..\..\..\host\nimble\porting\nimble\include\ logcfg/logcfg.h modlog/modlog.h log_common/log_common.h ô
|
..\..\..\..\host\nimble\porting\nimble\include\logcfg/logcfg.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git-ble\BLE_PAN1070\01_SDK\nimble\samples\bluetooth\ble_central_periph_ota\keil_107x µ ¶ · H_BLE_HS_LOG_ %BLE_HS_LOG(lvl,__VA_ARGS__...) BLE_HS_LOG_ ## lvl(__VA_ARGS__) (BLE_HS_LOG_ADDR(lvl,addr) BLE_HS_LOG_ ## lvl("%02x:%02x:%02x:%02x:%02x:%02x", (addr)[5], (addr)[4], (addr)[3], (addr)[2], (addr)[1], (addr)[0]) Ä ¸ ..\..\..\..\host\nimble\nimble\host\include\ ..\..\..\..\host\nimble\porting\nimble\include\ host/ble_hs_log.h modlog/modlog.h log/log.h logcfg/logcfg.h ô
|
..\..\..\..\host\nimble\nimble\host\include\host/ble_hs_log.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git-ble\BLE_PAN1070\01_SDK\nimble\samples\bluetooth\ble_central_periph_ota\keil_107x ¹ º » H_BLE_HS_MBUF_ ..\..\..\..\host\nimble\nimble\host\include\ C:\Keil_v5\ARM\ARMCC\Bin\..\include\ host/ble_hs_mbuf.h inttypes.h ô
|
..\..\..\..\host\nimble\nimble\host\include\host/ble_hs_mbuf.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git-ble\BLE_PAN1070\01_SDK\nimble\samples\bluetooth\ble_central_periph_ota\keil_107x ½ ¾ ¿ H_BLE_HS_STOP_ ` V ..\..\..\..\host\nimble\nimble\host\include\ host/ble_hs_stop.h
|
..\..\..\..\host\nimble\nimble\host\include\host/ble_hs_stop.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git-ble\BLE_PAN1070\01_SDK\nimble\samples\bluetooth\ble_central_periph_ota\keil_107x int uvoid "û Pble_hs_stop_fn s!*´"4 sle_next # )ïble_hs_stop_listener fn o# arg # link # "Oÿ%ô % Á Â Ã H_BLE_IBEACON_ ` V ..\..\..\..\host\nimble\nimble\host\include\ host/ble_ibeacon.h ô
|
..\..\..\..\host\nimble\nimble\host\include\host/ble_ibeacon.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git-ble\BLE_PAN1070\01_SDK\nimble\samples\bluetooth\ble_central_periph_ota\keil_107x Å Æ Ç H_NIMBLE_OPT_AUTO_ $NIMBLE_BLE_ADVERTISE %NIMBLE_BLE_ADVERTISE (MYNEWT_VAL(BLE_ROLE_BROADCASTER) || MYNEWT_VAL(BLE_ROLE_PERIPHERAL)) (NIMBLE_BLE_SCAN )NIMBLE_BLE_SCAN (MYNEWT_VAL(BLE_ROLE_CENTRAL) || MYNEWT_VAL(BLE_ROLE_OBSERVER)) ,NIMBLE_BLE_CONNECT -NIMBLE_BLE_CONNECT (MYNEWT_VAL(BLE_ROLE_CENTRAL) || MYNEWT_VAL(BLE_ROLE_PERIPHERAL)) 3NIMBLE_BLE_ATT_CLT_FIND_INFO 4NIMBLE_BLE_ATT_CLT_FIND_INFO (MYNEWT_VAL(BLE_GATT_DISC_ALL_DSCS)) 7NIMBLE_BLE_ATT_CLT_FIND_TYPE 8NIMBLE_BLE_ATT_CLT_FIND_TYPE (MYNEWT_VAL(BLE_GATT_DISC_SVC_UUID)) ;NIMBLE_BLE_ATT_CLT_READ_TYPE <NIMBLE_BLE_ATT_CLT_READ_TYPE (MYNEWT_VAL(BLE_GATT_FIND_INC_SVCS) || MYNEWT_VAL(BLE_GATT_DISC_ALL_CHRS) || MYNEWT_VAL(BLE_GATT_DISC_CHRS_UUID) || MYNEWT_VAL(BLE_GATT_READ_UUID)) BNIMBLE_BLE_ATT_CLT_READ CNIMBLE_BLE_ATT_CLT_READ (MYNEWT_VAL(BLE_GATT_READ) || MYNEWT_VAL(BLE_GATT_READ_LONG) || MYNEWT_VAL(BLE_GATT_FIND_INC_SVCS)) HNIMBLE_BLE_ATT_CLT_READ_BLOB INIMBLE_BLE_ATT_CLT_READ_BLOB (MYNEWT_VAL(BLE_GATT_READ_LONG)) LNIMBLE_BLE_ATT_CLT_READ_MULT MNIMBLE_BLE_ATT_CLT_READ_MULT (MYNEWT_VAL(BLE_GATT_READ_MULT)) PNIMBLE_BLE_ATT_CLT_READ_GROUP_TYPE QNIMBLE_BLE_ATT_CLT_READ_GROUP_TYPE (MYNEWT_VAL(BLE_GATT_DISC_ALL_SVCS)) TNIMBLE_BLE_ATT_CLT_WRITE UNIMBLE_BLE_ATT_CLT_WRITE (MYNEWT_VAL(BLE_GATT_WRITE)) XNIMBLE_BLE_ATT_CLT_WRITE_NO_RSP YNIMBLE_BLE_ATT_CLT_WRITE_NO_RSP (MYNEWT_VAL(BLE_GATT_WRITE_NO_RSP)) \NIMBLE_BLE_ATT_CLT_PREP_WRITE ]NIMBLE_BLE_ATT_CLT_PREP_WRITE (MYNEWT_VAL(BLE_GATT_WRITE_LONG)) `NIMBLE_BLE_ATT_CLT_EXEC_WRITE aNIMBLE_BLE_ATT_CLT_EXEC_WRITE (MYNEWT_VAL(BLE_GATT_WRITE_LONG)) dNIMBLE_BLE_ATT_CLT_NOTIFY eNIMBLE_BLE_ATT_CLT_NOTIFY (MYNEWT_VAL(BLE_GATT_NOTIFY)) hNIMBLE_BLE_ATT_CLT_INDICATE iNIMBLE_BLE_ATT_CLT_INDICATE (MYNEWT_VAL(BLE_GATT_INDICATE)) nNIMBLE_BLE_SM oNIMBLE_BLE_SM (MYNEWT_VAL(BLE_SM_LEGACY) || MYNEWT_VAL(BLE_SM_SC)) ~ ..\..\..\..\host\nimble\nimble\include\nimble/ ..\..\..\..\config\ nimble_opt_auto.h nimble_syscfg.h ô
|
..\..\..\..\host\nimble\nimble\include\nimble/nimble_opt_auto.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git-ble\BLE_PAN1070\01_SDK\nimble\samples\bluetooth\ble_central_periph_ota\keil_107x É Ê Ë H_NIMBLE_OPT_ ..\..\..\..\host\nimble\nimble\include\nimble/ ..\..\..\..\host\nimble\nimble\include\ nimble_opt.h nimble/nimble_opt_auto.h ð
|
..\..\..\..\host\nimble\nimble\include\nimble/nimble_opt.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git-ble\BLE_PAN1070\01_SDK\nimble\samples\bluetooth\ble_central_periph_ota\keil_107x Í Î Ï H_BLE_L2CAP_ BLE_L2CAP_CID_ATT 4 BLE_L2CAP_CID_SIG 5 !BLE_L2CAP_CID_SM 6 #BLE_L2CAP_SIG_OP_REJECT 0x01 $BLE_L2CAP_SIG_OP_CONNECT_REQ 0x02 %BLE_L2CAP_SIG_OP_CONNECT_RSP 0x03 &BLE_L2CAP_SIG_OP_CONFIG_REQ 0x04 'BLE_L2CAP_SIG_OP_CONFIG_RSP 0x05 (BLE_L2CAP_SIG_OP_DISCONN_REQ 0x06 )BLE_L2CAP_SIG_OP_DISCONN_RSP 0x07 *BLE_L2CAP_SIG_OP_ECHO_REQ 0x08 +BLE_L2CAP_SIG_OP_ECHO_RSP 0x09 ,BLE_L2CAP_SIG_OP_INFO_REQ 0x0a -BLE_L2CAP_SIG_OP_INFO_RSP 0x0b .BLE_L2CAP_SIG_OP_CREATE_CHAN_REQ 0x0c /BLE_L2CAP_SIG_OP_CREATE_CHAN_RSP 0x0d 0BLE_L2CAP_SIG_OP_MOVE_CHAN_REQ 0x0e 1BLE_L2CAP_SIG_OP_MOVE_CHAN_RSP 0x0f 2BLE_L2CAP_SIG_OP_MOVE_CHAN_CONF_REQ 0x10 3BLE_L2CAP_SIG_OP_MOVE_CHAN_CONF_RSP 0x11 4BLE_L2CAP_SIG_OP_UPDATE_REQ 0x12 5BLE_L2CAP_SIG_OP_UPDATE_RSP 0x13 6BLE_L2CAP_SIG_OP_LE_CREDIT_CONNECT_REQ 0x14 7BLE_L2CAP_SIG_OP_LE_CREDIT_CONNECT_RSP 0x15 8BLE_L2CAP_SIG_OP_FLOW_CTRL_CREDIT 0x16 9BLE_L2CAP_SIG_OP_CREDIT_CONNECT_REQ 0x17 :BLE_L2CAP_SIG_OP_CREDIT_CONNECT_RSP 0x18 ;BLE_L2CAP_SIG_OP_CREDIT_RECONFIG_REQ 0x19 <BLE_L2CAP_SIG_OP_CREDIT_RECONFIG_RSP 0x1A =BLE_L2CAP_SIG_OP_MAX 0x1B ?BLE_L2CAP_SIG_ERR_CMD_NOT_UNDERSTOOD 0x0000 @BLE_L2CAP_SIG_ERR_MTU_EXCEEDED 0x0001 ABLE_L2CAP_SIG_ERR_INVALID_CID 0x0002 CBLE_L2CAP_COC_ERR_CONNECTION_SUCCESS 0x0000 DBLE_L2CAP_COC_ERR_UNKNOWN_LE_PSM 0x0002 EBLE_L2CAP_COC_ERR_NO_RESOURCES 0x0004 FBLE_L2CAP_COC_ERR_INSUFFICIENT_AUTHEN 0x0005 GBLE_L2CAP_COC_ERR_INSUFFICIENT_AUTHOR 0x0006 HBLE_L2CAP_COC_ERR_INSUFFICIENT_KEY_SZ 0x0007 IBLE_L2CAP_COC_ERR_INSUFFICIENT_ENC 0x0008 JBLE_L2CAP_COC_ERR_INVALID_SOURCE_CID 0x0009 KBLE_L2CAP_COC_ERR_SOURCE_CID_ALREADY_USED 0x000A LBLE_L2CAP_COC_ERR_UNACCEPTABLE_PARAMETERS 0x000B MBLE_L2CAP_COC_ERR_INVALID_PARAMETERS 0x000C OBLE_L2CAP_ERR_RECONFIG_SUCCEED 0x0000 PBLE_L2CAP_ERR_RECONFIG_REDUCTION_MTU_NOT_ALLOWED 0x0001 QBLE_L2CAP_ERR_RECONFIG_REDUCTION_MPS_NOT_ALLOWED 0x0002 RBLE_L2CAP_ERR_RECONFIG_INVALID_DCID 0x0003 SBLE_L2CAP_ERR_RECONFIG_UNACCAPTED_PARAM 0x0004 UBLE_L2CAP_EVENT_COC_CONNECTED 0 VBLE_L2CAP_EVENT_COC_DISCONNECTED 1 WBLE_L2CAP_EVENT_COC_ACCEPT 2 XBLE_L2CAP_EVENT_COC_DATA_RECEIVED 3 YBLE_L2CAP_EVENT_COC_TX_UNSTALLED 4 ZBLE_L2CAP_EVENT_COC_RECONFIG_COMPLETED 5 [BLE_L2CAP_EVENT_COC_PEER_RECONFIGURED 6 ..\..\..\..\host\nimble\nimble\host\include\ ..\..\..\..\host\nimble\nimble\include\ host/ble_l2cap.h nimble/nimble_opt.h `
|
..\..\..\..\host\nimble\nimble\host\include\host/ble_l2cap.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git-ble\BLE_PAN1070\01_SDK\nimble\samples\bluetooth\ble_central_periph_ota\keil_107x int uvoid "ù Pble_l2cap_sig_update_fn O])ble_l2cap_sig_update_params itvl_min I # itvl_max I # slave_latency I # timeout_multiplier I # -ble_l2cap_chan *Þ status ò # conn_handle I # chan Þ# "* conn_handle I # chan Þ# *Å conn_handle I # peer_sdu_size I # chan Þ# *ù conn_handle I # chan Þ# sdu_rx y# "× *³ conn_handle I # chan Þ# status ò # *ç status ò # conn_handle I # chan Þ# SÀ connect ª disconnect â accept receive E tx_unstalled reconfigured ³ )ëble_l2cap_event type : # ç# )ble_l2cap_chan_info scid I # dcid I # our_l2cap_mtu I # peer_l2cap_mtu I # psm I # our_coc_mtu I #
|
peer_coc_mtu I # Nò %%ÿ "@Pble_l2cap_event_fn ÷ -ble_l2cap_sig_update_req Oá%I %ò %ÿ Ñ Ò Ó H_BLE_SM_ BLE_SM_ERR_PASSKEY 0x01 BLE_SM_ERR_OOB 0x02 BLE_SM_ERR_AUTHREQ 0x03 !BLE_SM_ERR_CONFIRM_MISMATCH 0x04 "BLE_SM_ERR_PAIR_NOT_SUPP 0x05 #BLE_SM_ERR_ENC_KEY_SZ 0x06 $BLE_SM_ERR_CMD_NOT_SUPP 0x07 %BLE_SM_ERR_UNSPECIFIED 0x08 &BLE_SM_ERR_REPEATED 0x09 'BLE_SM_ERR_INVAL 0x0a (BLE_SM_ERR_DHKEY 0x0b )BLE_SM_ERR_NUMCMP 0x0c *BLE_SM_ERR_ALREADY 0x0d +BLE_SM_ERR_CROSS_TRANS 0x0e ,BLE_SM_ERR_MAX_PLUS_1 0x0f .BLE_SM_PAIR_ALG_JW 0 /BLE_SM_PAIR_ALG_PASSKEY 1 0BLE_SM_PAIR_ALG_OOB 2 1BLE_SM_PAIR_ALG_NUMCMP 3 3BLE_SM_PAIR_KEY_DIST_ENC 0x01 4BLE_SM_PAIR_KEY_DIST_ID 0x02 5BLE_SM_PAIR_KEY_DIST_SIGN 0x04 6BLE_SM_PAIR_KEY_DIST_LINK 0x08 7BLE_SM_PAIR_KEY_DIST_RESERVED 0xf0 9BLE_SM_IO_CAP_DISP_ONLY 0x00 :BLE_SM_IO_CAP_DISP_YES_NO 0x01 ;BLE_SM_IO_CAP_KEYBOARD_ONLY 0x02 <BLE_SM_IO_CAP_NO_IO 0x03 =BLE_SM_IO_CAP_KEYBOARD_DISP 0x04 >BLE_SM_IO_CAP_RESERVED 0x05 @BLE_SM_PAIR_OOB_NO 0x00 ABLE_SM_PAIR_OOB_YES 0x01 BBLE_SM_PAIR_OOB_RESERVED 0x02 DBLE_SM_PAIR_AUTHREQ_BOND 0x01 EBLE_SM_PAIR_AUTHREQ_MITM 0x04 FBLE_SM_PAIR_AUTHREQ_SC 0x08 GBLE_SM_PAIR_AUTHREQ_KEYPRESS 0x10 HBLE_SM_PAIR_AUTHREQ_RESERVED 0xe2 JBLE_SM_PAIR_KEY_SZ_MIN 7 KBLE_SM_PAIR_KEY_SZ_MAX 16 RBLE_SM_IOACT_NONE 0 SBLE_SM_IOACT_OOB 1 TBLE_SM_IOACT_INPUT 2 UBLE_SM_IOACT_DISP 3 VBLE_SM_IOACT_NUMCMP 4 WBLE_SM_IOACT_OOB_SC 5 XBLE_SM_IOACT_MAX_PLUS_ONE 6 ´ « ..\..\..\..\host\nimble\nimble\host\include\ C:\Keil_v5\ARM\ARMCC\Bin\..\include\ ..\..\..\..\config\ host/ble_sm.h inttypes.h nimble_syscfg.h Ä
|
..\..\..\..\host\nimble\nimble\host\include\host/ble_sm.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git-ble\BLE_PAN1070\01_SDK\nimble\samples\bluetooth\ble_central_periph_ota\keil_107x )¯ble_sm_sc_oob_data : r # ¥: c # *Ï local O# remote O# "ï S passkey Y ð: oob e numcmp_accept : oob_sc_data / )Äble_sm_io action : # S# Õ Ö × H_BLE_STORE_ BLE_STORE_OBJ_TYPE_OUR_SEC 1 BLE_STORE_OBJ_TYPE_PEER_SEC 2 BLE_STORE_OBJ_TYPE_CCCD 3 #BLE_STORE_EVENT_OVERFLOW 1 &BLE_STORE_EVENT_FULL 2 È ¿ ..\..\..\..\host\nimble\nimble\host\include\ C:\Keil_v5\ARM\ARMCC\Bin\..\include\ ..\..\..\..\host\nimble\nimble\include\ host/ble_store.h inttypes.h nimble/ble.h 0
|
..\..\..\..\host\nimble\nimble\host\include\host/ble_store.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git-ble\BLE_PAN1070\01_SDK\nimble\samples\bluetooth\ble_central_periph_ota\keil_107x unsigned int int uvoid ) ble_store_value_sec P peer_addr Ì # key_size : # ediv I # rand_num i #÷: ltk l#!ltk_present : #(¥: irk #)!irk_present : #9Ó: csrk È#:!csrk_present : #J!authenticated ò #H!sc : #J )ðble_store_key_cccd peer_addr Ì # chr_val_handle I # idx : #
|
)Üble_store_value_cccd peer_addr Ì # chr_val_handle I # flags I #
|
!value_changed ò # Rble_store_key sec ½ cccd R¦ble_store_value P sec cccd p *È obj_type # value L# "H*ú obj_type # conn_handle I # S overflow & full P )Ëble_store_status_event event_code # z# NÞ%%â%æ Ü"Þ" Pble_store_read_fn ËÙ N%%L Pble_store_write_fn é N½%%â Pble_store_delete_fn .ø Nè%h%l "" Pble_store_status_fn Y N %%æ%l Pble_store_iterator_fn © )°
|
ble_store_key_sec peer_addr Ì # ediv I # rand_num i #!ediv_rand_present ò # idx : # Ù Ú Û __UTIL_BASE64_H 8BASE64_ENCODE_SIZE(__size) (((((__size) - 1) / 3) * 4) + 4) ..\..\..\..\host\nimble\ext\base64\include\ C:\Keil_v5\ARM\ARMCC\Bin\..\include\ base64/base64.h stdint.h string.h |
|
..\..\..\..\host\nimble\ext\base64\include\base64/base64.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git-ble\BLE_PAN1070\01_SDK\nimble\samples\bluetooth\ble_central_periph_ota\keil_107x char uvoid int ð ""ø )übase64_decoder src # dst # src_len þ # dst_len þ # áð buf X# buf_len þ # Ý Þ ß EVENT_GROUPS_H %©xEventGroupClearBitsFromISR(xEventGroup,uxBitsToClear) xTimerPendFunctionCallFromISR( vEventGroupClearBitsCallback, ( void * ) ( xEventGroup ), ( uint32_t ) ( uxBitsToClear ), NULL ) ÅxEventGroupSetBitsFromISR(xEventGroup,uxBitsToSet,pxHigherPriorityTaskWoken) xTimerPendFunctionCallFromISR( vEventGroupSetBitsCallback, ( void * ) ( xEventGroup ), ( uint32_t ) ( uxBitsToSet ), ( pxHigherPriorityTaskWoken ) ) ÛxEventGroupGetBits(xEventGroup) xEventGroupClearBits( ( xEventGroup ), 0 ) \ R ..\..\..\..\os\freertos\include\ event_groups.h timers.h (
|
..\..\..\..\os\freertos\include\event_groups.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git-ble\BLE_PAN1070\01_SDK\nimble\samples\bluetooth\ble_central_periph_ota\keil_107x -EventGroupDef_t "ä PEventGroupHandle_t õ S$PEventBits_t B ]" á â ã _MTD_KV_PORT_ COMPONENT_RTOS_AWARE CY_RSLT_SUCCESS ((cy_rslt_t)0x00000000U) CY_RTOS_NEVER_TIMEOUT ( (uint32_t)0xffffffffUL ) CY_UNUSED_PARAMETER(x) ( (void)(x) ) :CY_ASSERT(x) do { if(!(x)) { CY_HALT(); } } while(false) ¸CY_BIT_MASK(x) ((1UL << (x)) - 1U) »CY_RSLT_TYPE_POSITION (16U) ½CY_RSLT_TYPE_WIDTH (2U) ¿CY_RSLT_MODULE_POSITION (18U) ÁCY_RSLT_MODULE_WIDTH (14U) ÃCY_RSLT_SUBMODULE_POSITION (8U) ÅCY_RSLT_SUBMODULE_WIDTH (8U) ÇCY_RSLT_CODE_POSITION (0U) ÉCY_RSLT_CODE_WIDTH (16U) ÌCY_RSLT_TYPE_MASK CY_BIT_MASK(CY_RSLT_TYPE_WIDTH) ÎCY_RSLT_MODULE_MASK CY_BIT_MASK(CY_RSLT_MODULE_WIDTH) ÐCY_RSLT_CODE_MASK CY_BIT_MASK(CY_RSLT_CODE_WIDTH) ÒCY_RSLT_SUBMODULE_MASK CY_BIT_MASK(CY_RSLT_SUBMODULE_WIDTH) ØCY_RSLT_GET_TYPE(x) (((x) >> CY_RSLT_TYPE_POSITION) & CY_RSLT_TYPE_MASK) ÝCY_RSLT_GET_MODULE(x) (((x) >> CY_RSLT_MODULE_POSITION) & CY_RSLT_MODULE_MASK) âCY_RSLT_GET_CODE(x) (((x) >> CY_RSLT_CODE_POSITION) & CY_RSLT_CODE_MASK) äCY_RSLT_CREATE(type,module,code) ((((uint16_t) (module) & CY_RSLT_MODULE_MASK) << CY_RSLT_MODULE_POSITION) | ((((uint16_t) code) & CY_RSLT_CODE_MASK) << CY_RSLT_CODE_POSITION) | ((((uint16_t) type) & CY_RSLT_TYPE_MASK) << CY_RSLT_TYPE_POSITION)) ëCY_RTOS_TIMEOUT CY_RSLT_CREATE(CY_RSLT_TYPE_ERROR, CY_RSLT_MODULE_ABSTRACTION_OS, 0) îCY_RTOS_NO_MEMORY CY_RSLT_CREATE(CY_RSLT_TYPE_ERROR, CY_RSLT_MODULE_ABSTRACTION_OS, 1) ñCY_RTOS_GENERAL_ERROR CY_RSLT_CREATE(CY_RSLT_TYPE_ERROR, CY_RSLT_MODULE_ABSTRACTION_OS, 2) ôCY_RTOS_BAD_PARAM CY_RSLT_CREATE(CY_RSLT_TYPE_ERROR, CY_RSLT_MODULE_ABSTRACTION_OS, 5) øCY_RTOS_ALIGNMENT_ERROR CY_RSLT_CREATE(CY_RSLT_TYPE_ERROR, CY_RSLT_MODULE_ABSTRACTION_OS, 6) ûCY_RTOS_UNSUPPORTED CY_RSLT_CREATE(CY_RSLT_TYPE_ERROR, CY_RSLT_MODULE_ABSTRACTION_OS, 7) cy_rtos_init_mutex2(mutex,recursive) cy_rtos_mutex_init(mutex, recursive) cy_rtos_init_mutex(mutex) cy_rtos_mutex_init(mutex, true) ±cy_rtos_get_mutex(mutex,timeout_ms) cy_rtos_mutex_get(mutex, timeout_ms) ¾cy_rtos_set_mutex(mutex) cy_rtos_mutex_set(mutex) Ècy_rtos_deinit_mutex(mutex) cy_rtos_mutex_deinit(mutex) à × ..\..\..\..\component\kv_store\ C:\Keil_v5\ARM\ARMCC\Bin\..\include\ ..\..\..\..\os\freertos\include\ mtd_kv_port.h stdio.h stdint.h FreeRTOS.h task.h semphr.h event_groups.h
|
..\..\..\..\component\kv_store\mtd_kv_port.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git-ble\BLE_PAN1070\01_SDK\nimble\samples\bluetooth\ble_central_periph_ota\keil_107x _Bool uvoid Pcy_rslt_t Y Pcy_mutex_t ñ Pcy_queue_t ò Pcy_semaphore_t Þ Pcy_thread_t ò ! Pcy_event_t ù " Pcy_timer_t ì # Pcy_timer_callback_arg_t Y $ "ë Pcy_thread_arg_t % Pcy_time_t Y & Pcy_rtos_error_t ' Í CY_RSLT_MODULE_DRIVER_SAR CY_RSLT_MODULE_DRIVER_DFU CY_RSLT_MODULE_DRIVER_CAPSENSE CY_RSLT_MODULE_DRIVER_USB_DEV CY_RSLT_MODULE_DRIVER_CTB CY_RSLT_MODULE_DRIVER_CRYPTO CY_RSLT_MODULE_DRIVER_SYSPM CY_RSLT_MODULE_DRIVER_SYSLIB CY_RSLT_MODULE_DRIVER_SYSCLK CY_RSLT_MODULE_DRIVER_DMA CY_RSLT_MODULE_DRIVER_FLASH CY_RSLT_MODULE_DRIVER_SYSINT CY_RSLT_MODULE_DRIVER_GPIO CY_RSLT_MODULE_DRIVER_SYSANALOG CY_RSLT_MODULE_DRIVER_CTDAC CY_RSLT_MODULE_DRIVER_EFUSE CY_RSLT_MODULE_DRIVER_EM_EEPROM CY_RSLT_MODULE_DRIVER_PROFILE CY_RSLT_MODULE_DRIVER_I2S CY_RSLT_MODULE_DRIVER_IPC "CY_RSLT_MODULE_DRIVER_LPCOMP #CY_RSLT_MODULE_DRIVER_PDM_PCM &CY_RSLT_MODULE_DRIVER_RTC (CY_RSLT_MODULE_DRIVER_SCB *CY_RSLT_MODULE_DRIVER_SMIF ,CY_RSLT_MODULE_DRIVER_TCPWM -CY_RSLT_MODULE_DRIVER_PROT 0CY_RSLT_MODULE_DRIVER_TRIGMUX 3CY_RSLT_MODULE_DRIVER_WDT 4CY_RSLT_MODULE_DRIVER_MCWDT 5CY_RSLT_MODULE_DRIVER_LIN 7CY_RSLT_MODULE_DRIVER_LVD 9CY_RSLT_MODULE_DRIVER_SD_HOST :CY_RSLT_MODULE_DRIVER_USBFS ;CY_RSLT_MODULE_DRIVER_DMAC ?CY_RSLT_MODULE_DRIVER_SEGLCD @CY_RSLT_MODULE_DRIVER_CSD ACY_RSLT_MODULE_DRIVER_SMARTIO BCY_RSLT_MODULE_DRIVER_CSDIDAC DCY_RSLT_MODULE_DRIVER_CANFD ECY_RSLT_MODULE_DRIVER_PRA FCY_RSLT_MODULE_DRIVER_MSC GCY_RSLT_MODULE_DRIVER_ADCMIC HCY_RSLT_MODULE_DRIVER_MSCLP ICY_RSLT_MODULE_DRIVER_EVTGEN JCY_RSLT_MODULE_DRIVER_SAR2 KCY_RSLT_MODULE_DRIVER_KEYSCAN rCY_RSLT_MODULE_DRIVER_PDM_PCM2 sCY_RSLT_MODULE_DRIVER_CRYPTOLITE tCY_RSLT_MODULE_DRIVER_SYSFAULT vCY_RSLT_MODULE_DRIVER_LVD_HT xCY_RSLT_MODULE_DRIVER_WHD CY_RSLT_MODULE_ABSTRACTION_HAL CY_RSLT_MODULE_ABSTRACTION_BSP CY_RSLT_MODULE_ABSTRACTION_FS CY_RSLT_MODULE_ABSTRACTION_RESOURCE CY_RSLT_MODULE_ABSTRACTION_OS CY_RSLT_MODULE_BOARD_LIB_RETARGET_IO CY_RSLT_MODULE_BOARD_LIB_RGB_LED ¡CY_RSLT_MODULE_BOARD_LIB_SERIAL_FLASH ¢CY_RSLT_MODULE_BOARD_LIB_WHD_INTEGRATION £CY_RSLT_MODULE_BOARD_SHIELD_028_EPD ¸CY_RSLT_MODULE_BOARD_SHIELD_028_TFT ¹CY_RSLT_MODULE_BOARD_SHIELD_032 ºCY_RSLT_MODULE_BOARD_SHIELD_028_SENSE »CY_RSLT_MODULE_BOARD_HARDWARE_BMI160 ÀCY_RSLT_MODULE_BOARD_HARDWARE_E2271CS021 ÁCY_RSLT_MODULE_BOARD_HARDWARE_THERMISTOR ÂCY_RSLT_MODULE_BOARD_HARDWARE_SSD1306 ÃCY_RSLT_MODULE_BOARD_HARDWARE_ST7789V ÄCY_RSLT_MODULE_BOARD_HARDWARE_LIGHT_SENSOR ÅCY_RSLT_MODULE_BOARD_HARDWARE_AK4954A ÆCY_RSLT_MODULE_BOARD_HARDWARE_BMX160 ÇCY_RSLT_MODULE_BOARD_HARDWARE_DPS3XX ÈCY_RSLT_MODULE_BOARD_HARDWARE_WM8960 ÉCY_RSLT_MODULE_BOARD_HARDWARE_XENSIV_PASCO2 ÊCY_RSLT_MODULE_BOARD_HARDWARE_XENSIV_BGT60TRXX ÌCY_RSLT_MODULE_BOARD_HARDWARE_LM49450 ÎCY_RSLT_MODULE_MIDDLEWARE_MNDS CY_RSLT_MODULE_MIDDLEWARE_AWS CY_RSLT_MODULE_MIDDLEWARE_JSON CY_RSLT_MODULE_MIDDLEWARE_LINKED_LIST CY_RSLT_MODULE_MIDDLEWARE_COMMAND_CONSOLE CY_RSLT_MODULE_MIDDLEWARE_HTTP_SERVER CY_RSLT_MODULE_MIDDLEWARE_ENTERPRISE_SECURITY CY_RSLT_MODULE_MIDDLEWARE_TCPIP CY_RSLT_MODULE_MIDDLEWARE_MW CY_RSLT_MODULE_MIDDLEWARE_TLS CY_RSLT_MODULE_MIDDLEWARE_SECURE_SOCKETS
|
CY_RSLT_MODULE_MIDDLEWARE_WCM CY_RSLT_MODULE_MIDDLEWARE_LWIP_WHD_PORT CY_RSLT_MODULE_MIDDLEWARE_OTA_UPDATE CY_RSLT_MODULE_MIDDLEWARE_HTTP_CLIENT CY_RSLT_MODULE_MIDDLEWARE_ML CY_RSLT_MODULE_MIDDLEWARE_KVSTORE PCY_RSLT_MODULE_MIDDLEWARE_LIN QCY_RSLT_MODULE_MIDDLEWARE_UBM R Pcy_en_rslt_module_t ç¦Ç CY_RSLT_TYPE_INFO CY_RSLT_TYPE_WARNING CY_RSLT_TYPE_ERROR CY_RSLT_TYPE_FATAL Pcy_en_rslt_type_t iµ<ñ +CY_HALT * mutex_handle Þ # is_recursive â # å æ ç _MTD_KVSTORE_ mMTB_KVSTORE_MAX_KEY_SIZE (64U) sMTB_KVSTORE_MUTEX_TIMEOUT_MS (50U) {MTB_KVSTORE_ENSURE_MAX (0xFFFFFFFFu) ~MTB_KVSTORE_BAD_PARAM_ERROR CY_RSLT_CREATE(CY_RSLT_TYPE_ERROR, CY_RSLT_MODULE_MIDDLEWARE_KVSTORE, 0) MTB_KVSTORE_ALIGNMENT_ERROR CY_RSLT_CREATE(CY_RSLT_TYPE_ERROR, CY_RSLT_MODULE_MIDDLEWARE_KVSTORE, 1) MTB_KVSTORE_MEM_ALLOC_ERROR CY_RSLT_CREATE(CY_RSLT_TYPE_ERROR, CY_RSLT_MODULE_MIDDLEWARE_KVSTORE, 2) MTB_KVSTORE_INVALID_DATA_ERROR CY_RSLT_CREATE(CY_RSLT_TYPE_ERROR, CY_RSLT_MODULE_MIDDLEWARE_KVSTORE, 3) MTB_KVSTORE_ERASED_DATA_ERROR CY_RSLT_CREATE(CY_RSLT_TYPE_ERROR, CY_RSLT_MODULE_MIDDLEWARE_KVSTORE, 4) MTB_KVSTORE_ITEM_NOT_FOUND_ERROR CY_RSLT_CREATE(CY_RSLT_TYPE_ERROR, CY_RSLT_MODULE_MIDDLEWARE_KVSTORE, 5) MTB_KVSTORE_STORAGE_FULL_ERROR CY_RSLT_CREATE(CY_RSLT_TYPE_ERROR, CY_RSLT_MODULE_MIDDLEWARE_KVSTORE, 6) MTB_KVSTORE_BUFFER_TOO_SMALL CY_RSLT_CREATE(CY_RSLT_TYPE_ERROR, CY_RSLT_MODULE_MIDDLEWARE_KVSTORE, 7) ..\..\..\..\component\kv_store\ C:\Keil_v5\ARM\ARMCC\Bin\..\include\ mtb_kvstore.h stdint.h stdlib.h mtd_kv_port.h ¼
|
..\..\..\..\component\kv_store\mtb_kvstore.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git-ble\BLE_PAN1070\01_SDK\nimble\samples\bluetooth\ble_central_periph_ota\keil_107x uvoid char "â ": "Pmtb_kvstore_bd_read ú ¡N·ñ %ð %Y %Y %= : "7"Pmtb_kvstore_bd_program ANýñ %ð %Y %Y "dPmtb_kvstore_bd_erase }¸N±Y %ð %Y "Pmtb_kvstore_bd_read_size ±ÁNéY %ð %Y "ÖPmtb_kvstore_bd_program_size éÊN¤Y %ð %Y "Pmtb_kvstore_bd_erase_size $Ó*½ read þ # program E# erase # read_size µ# program_size í# erase_size (# context ð # Pmtb_kvstore_bd_t Jà*ù hash I # offset Y # Pmtb_kvstore_ram_table_entry_t Öé*ý| start_addr Y # length Y # bd # ram_table
# num_entries Y # max_entries Y # transaction_buffer ô # transaction_buffer_size # Ðè ? key_buffer Ç# active_area_addr Y #` gc_area_addr Y #d free_space_offset Y #h active_area_version I #l consumed_size Y #p mtb_kvstore_mutex #t ½"}"ùPmtb_kvstore_t N¼ ñ %ð %Y %Y %ô é ê ë KV_STORE_API_H ` V ..\..\..\..\component\kv_store\ kv_store_api.h mtb_kvstore.h ä
|
..\..\..\..\component\kv_store\kv_store_api.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git-ble\BLE_PAN1070\01_SDK\nimble\samples\bluetooth\ble_central_periph_ota\keil_107x í î ï H_BLE_STORE_CONFIG_ ¬ ¢ ..\..\..\..\host\nimble\nimble\host\store\config\include\ ..\..\..\..\component\kv_store\ store/config/ble_store_config.h kv_store_api.h
|
..\..\..\..\host\nimble\nimble\host\store\config\include\store/config/ble_store_config.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git-ble\BLE_PAN1070\01_SDK\nimble\samples\bluetooth\ble_central_periph_ota\keil_107x ñ ò ó ô H_BLE_STORE_CONFIG_PRIV_ p d ..\..\..\..\host\nimble\nimble\host\store\config\src\ ble_store_config_priv.h ð
|
..\..\..\..\host\nimble\nimble\host\store\config\src\ble_store_config_priv.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git-ble\BLE_PAN1070\01_SDK\nimble\samples\bluetooth\ble_central_periph_ota\keil_107x int qble_store_config_num_our_secs ¸ qble_store_config_peer_secs -qble_store_config_num_peer_secs p qble_store_config_cccds ~qble_store_config_num_cccds Ò qble_store_config_our_secs Ç Ê ô ble_store_config_num_our_secs 8 ble_store_config_peer_secs Y ble_store_config_num_peer_secs ble_store_config_cccds ¦ ble_store_config_num_cccds Ò ble_store_config_our_secs ö ÷ ø ù !STORE_CONFIG_DBG 0 1BLE_STORE_CONFIG_SEC_ENCODE_SZ BASE64_ENCODE_SIZE(sizeof (struct ble_store_value_sec)) 7BLE_STORE_CONFIG_SEC_SET_ENCODE_SZ (1 * BLE_STORE_CONFIG_SEC_ENCODE_SZ + 1) :BLE_STORE_CONFIG_CCCD_ENCODE_SZ BASE64_ENCODE_SIZE(sizeof (struct ble_store_value_cccd)) @BLE_STORE_CONFIG_CCCD_SET_ENCODE_SZ (1 * BLE_STORE_CONFIG_CCCD_ENCODE_SZ + 1) p d ..\..\..\..\config\ C:\Keil_v5\ARM\ARMCC\Bin\..\include\ ..\..\..\..\host\nimble\porting\nimble\include\ ..\..\..\..\host\nimble\nimble\host\include\ ..\..\..\..\host\nimble\ext\base64\include\ ..\..\..\..\host\nimble\nimble\host\store\config\include\ ..\..\..\..\host\nimble\nimble\host\store\config\src\ soc_config.h nimble_syscfg.h inttypes.h string.h sysinit/sysinit.h host/ble_hs.h base64/base64.h store/config/ble_store_config.h ble_store_config_priv.h ..\..\..\..\host\nimble\nimble\host\store\config\src\ble_store_config_conf.c ble_store_config_conf.c 4
|
..\..\..\..\host\nimble\nimble\host\store\config\src\ble_store_config_conf.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git-ble\BLE_PAN1070\01_SDK\nimble\samples\bluetooth\ble_central_periph_ota\keil_107x _Complex long_double _Complex double _Complex float uvoid int char )ï__va_list __ap o# "?P__builtin_va_list T
|
?""LL""E "¤9 Dble_store_config_serialize_arr $arr $Eobj_sz $Enum_objs $out_buf $Ebuf_sz \arr_size E 8 Pble_store_config_deserialize_arr E$enc $oout_arr $Eobj_sz $ out_num_objs a__result E\len E 8
ble_store_config_persist_sec_set E$setting_name $ªsecs $Enum_secs a__result EøLl \buf ï\rc E\len Y 9´ äble_store_init_database * 8 ble_store_init_database û ! / ! I $ > % % % % %C
|
%C % % % % %C %C & I ( ( 1 1 1 1 I8 I I8 4 ! I8 " I #7 I $ I % I & I ' I ( I ) * + , - . /4 04 14 24 3 4 4 4 5.:;9? I 6.:;9? 7.:;9G 8.:;9? I 9.:;9? :.:;9G ;.:;9? I <.:;9? =.:;9G >.:;9? I@ ?.:;9? @ @.:;9G@ A.:;9? I@
|
B.:;9? @
|
C.:;9G@
|
D 1 E 1 F 1XYW G 1XYW H.1 I.1@ J.1@
|
K.1 L.< 4 I? M.< 4 ? NI O P I:;9 Q I4 R S T U V W 1 X4 I , Y4 I Z4 I [4 I, \4 I ]4 I 4 ^4 I ,4 _4 I4 `4 I,4 a4 I4 b4 1 , c4 1 d4 1, e4 1 f 1 g 1 h I i I j I k I 4 l I ,4 m I4 n 1 o 1 p4 I ? q4 I? < r4 I , s4 I t5 I u; v= w% x<% Component: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed] armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M0 --fpu=SoftVFP --output=.\objects\ble_store_config_conf.o --vfemode=force
|
Input Comments: p10a94-3 Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec] armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M0 --fpu=SoftVFP --apcs=/interwork/interwork --no_divide ble_store_config_conf.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] ArmCC --c99 --split_sections --debug -c --gnu -o.\objects\ble_store_config_conf.o --depend=.\objects\ble_store_config_conf.d --cpu=Cortex-M0 --apcs=interwork -O3 -Otime --diag_suppress=9931 --preinclude=soc_config.h -I..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\cmsis\include -I..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\peripheral\inc -I..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\device\Include -I..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\radio\prf_lib\include -I..\..\..\..\..\modules\hal\panchip\panplat\pan1070\bsp\SEGGER_RTT\RTT -I..\..\..\..\os\freertos\include -I..\..\..\..\os\freertos\portable\RVDS\ARM_CM0 -I..\..\..\..\host\nimble\ext\tinycrypt\include -I..\..\..\..\host\nimble\nimble\include -I..\..\..\..\host\nimble\nimble\host\include -I..\..\..\..\host\nimble\nimble\host\util\include -I..\..\..\..\host\nimble\nimble\transport\include -I..\..\..\..\host\nimble\porting\nimble\include -I..\..\..\..\host\nimble\porting\npl\freertos\include -I..\..\..\..\host\nimble\nimble\host\services\gap\include -I..\..\..\..\host\nimble\nimble\host\services\gatt\include -I..\..\..\..\host\nimble\nimble\host\services\ans\include -I..\..\..\..\host\nimble\nimble\host\store\config\include -I..\..\..\..\host\nimble\ext\base64\include -I..\..\..\..\controller\pan107x_spark\include\utils -I..\..\..\..\controller\pan107x_spark\include -I..\..\..\..\host\kv_store -I.\configuration -I..\src -I..\..\..\..\config -I..\..\..\..\component\app_log -I..\..\..\..\soc -I..\..\..\..\utilities -I..\..\..\..\host -I..\..\..\..\component\kv_store -I..\..\..\..\component\ble_dev_filter -I..\..\..\..\host\smp_bt -I..\..\..\..\host\smp_bt\tinycbor\include -I..\..\..\..\host\smp_bt\mcumgr\cborattr\include -I..\..\..\..\host\smp_bt\mcumgr\img_mgmt\include -I..\..\..\..\host\smp_bt\mcumgr\util\include -I..\..\..\..\host -I..\..\..\..\host\smp_bt\mcumgr\mgmt\include -I..\..\..\..\host\smp_bt\mcumgr\smp\include -I.\RTE\_ble_central_periph -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\Device\ARM\ARMCM0\Include -IC:\Keil_v5\ARM\CMSIS\Include -D__MICROLIB -D__UVISION_VERSION=530 -DARMCM0 -D_RTE_ -DIP_107x -DCONFIG_FLASH_LINE_MODE=FLASH_X4_MODE -DBLE_EN=1 -D__ORDER_LITTLE_ENDIAN__=2 -D__BYTE_ORDER__=2 --omf_browse=.\objects\ble_store_config_conf.crf ..\..\..\..\host\nimble\nimble\host\store\config\src\ble_store_config_conf.c t t t t t t t t t h t t l t t l t üs ü¤s ñÿs s P
|
P D D 6 ?s ñÿÑr Ñr ´r Br %r Br r Br ãq Br ¿q Br q Br q Br fq Lq 2q q þp äp Êp ²p p p hp Op 6p p p ìo Ôo »o ! ¢o " o # po $ Wo % >o & &o ' o ( ön ) Þn * Æn + ®n , n - {n . ^n / An 0 $n 1 n 2 êm 3 Ím 4 ´m 6 m Jm m ûÒl l Ol  l R ×k Ûk hak } k áj £j gj
'j çi ¨i hi ·'i »æh ¿¥h Ãfh Ï*h Óëg ×¥g ïZg øg óÑf f \Uf o f s Îe k e w De e DÆd ßd yJd ¢ d J Êc ëc $Wc «c ¦Ûb ³b ¯bb q b ßa ça ã^a @a <Û` Ë` ÇS` B ` 8Ù_ L_ P^_ T _ XÞ^ `¡^ d^ #^ Ê å] ¦] ¾ i] +] î\ \ ÿ l\ Ò *\ à è[ Ö §[ ê f[ ö %[ å âZ ú Z Û _Z î Z ò àY ¦ ¤Y º eY Î %Y Æ èX ® «X nX -X îW ª °W ¢ sW ² 5W ¶ ÷V ¸V zV ?V ,V HÄU : U 0HU > U Z ÏT ^ T F XT b T g àS N £S V ]S { #S (çR 4¨R udR m'R döQ ¿Q Q  ^Q R /Q ÛQ hÓP }P mP <P P
ÚO §O uO BO ·O »ÚN ¿¦N ÃtN ÏEN ÓN ×ÚM ïM ø^M ó-M ÿL \ËL o L s ^L k -L w îK ¿K DK ßWK y(K ¢÷J J ÂJ ëJ $iJ «6J ¦J ³ØI ¯¨I qsI ?I ç I ãØH @¢H <oH Ë7H ÇH B ÌG 8¡G LpG P@G T G XÚF `ªF zF FF Ê F ãE ¾ ³E E RE E ÿ êD Ò µD à D Ö LD ê D ö äC å ®C ú yC Û EC î C ò àB ¦ ±B º B Î LB Æ B ® ìA ¼A A VA ª %A ¢ õ@ ² Ä@ ¶ @ a@ 0@ @ ,Ô? H¡? : r? 0?? > ? Z à> ^ ±> F > b T> g %> N õ= V ¼= { = (`= 4.= u÷< mÇ< d< E< < Á Ê; Q ; ÚU; g; |Õ: : Z: : Þ9 9 _9 9 ¶Þ8 º8 ¾\8  8 Îá7 Ò¢7 Ö\7 î7 ÷Æ6 ò6 M6 [ 6 n È5 r
5 j G5 v û4 ¿4 C}4 Þ=4 x4 ¡Ã3 I 3 êG3 #3 ªÎ2 ¥2 ²V2 ®2 p×1 1 æU1 â1 ?Ò0 ;0 ÊM0 Æ
|
0 A È/ 7/ KR/ O/ SÕ. W. _X. . Ú- É - ]- ½ - â, ¥, d, þ #, Ñ á+ ß + Õ ^+ é + õ Ü* ä * ù W* Ú * í Ô) ñ ) ¥ [) ¹ ) Í Ü( Å ( b( %( ä' ¥' © g' ¡ *' ± ì& µ ®& o& 1& ö% +»% G{% 9 ?% /ÿ$ = Â$ Y $ ] J$ E $ a Ó# f # M Z# U # z Ú" '" 3_" t" lÞ! c! V! ! À Õ P ÙZ f {Ô S Ñ L µÅ ¹ ½= Áû ͼ Ñz Õ1 íã ö ñT ZÒ m q E i u µ v B1 Ýî w¯ n H ) éì "° ©m ¤. ±ï ¯ oj & åâ á >Y : ÉÎ Å @ C 6 JÇ N RD V ^Á = È ü º ¼ z 9 ù µ ý q Ð , Þ ç Ô £ è _ ô ã Õ ø Ù L ì ð Ç ¤ ¸ F Ì Ä Ã ¬ C ÿ ~ ½ ¨ | < ° û
|
´ º
|
x
|
7
|
|
ù *» Fx 8 9 .ö < ¶ X w \ 8 D ú ` » e | L < T ó y ¶ &w 25 sî k® bf ) ié ùK ô §Æ
? á ù × ´ æ m û ' Ü è c | ¶r 'r r åq h Áq l q l q y i ] P B 4 ä Å « t " ñÿ
|
!
|
"
|
" "
|
" F
|
P
|
" `
|
$
|
|
" ¬
|
$ à
|
ê
|
" ö
|
$ ( $ ) 8 ' ` * x + & !
|
% $
|
, :
|
D
|
# h
|
% n
|
,
|
|
# °
|
% ¶
|
, Ì
|
Ö
|
# è
|
# ò
|
# ü
|
# ( * ) $ + < ' @ & !
|
% "
|
, 8
|
B
|
# ^
|
# h ' l & ! "
|
4
|
% :
|
, D
|
# b
|
# l ( p * ! "
|
4
|
% :
|
, D
|
# b
|
# l ) p +
|
P F J P F J 8 < 8 < 0 + 4 0 , 4 ! 0 - 4 % 0 . 4 ' 0 / 4 # 0 0 4 ) 0 1 4 S ú I þ : S ú þ ; ; ? C B B ¤ ¶ » ¿ Ü à ý j " & / j 5 j ; j @ j E j J j T j X \ e j k j q j v j { j j j j ¢ j ¨ j j ² j · j S ú ! þ ! < ? ! C ! G C ¶ ¬ ! ° ! Í ! Ñ ! î ! ò ! j ! ! j & j + j 0 j 6 j ; j E j I ! M ! V j \ j a j f j l j q j { j ! ! j j j j ¢ j § j S ú % þ % = B % F % J D [ D m D t % x % j % % ¦ j ¬ j ² j · j ¼ j Æ j Í j Ö j Ú % Þ % ç j í j ò j ÷ j ý j j S ú ' þ ' > C ' G ' K E \ E n E u ' y ' j ' ' § j j ³ j ¸ j ½ j Ç j Î j × j Û ' ß ' è j î j ó j ø j þ j j S ú # þ # ? ? # C # G F X F F ¶ # # ´ j ¸ # ¼ # Å j Ë j Ð j Õ j Û j à j S ú ) þ ) @ j ) ) G S ú þ A ) - 1 H 8 j < @ q q ! q % q ' q # q ) q 3 4 5 6 7 9 S Ê ø Î S Í ú Ñ S Ð Í Ô ` S ý S ¾ Q Ã ¶ Ð ¶ S S 1 S î ò S û S ü S þ
î j · S ÿ S · J S µ H ¶ . ¶ B ¶ a ¶ | ¶ ¶ ¦ ¶ · ¶ Ò ¶ á ¶ ò ¶ ¶ ¶ - ¶ G ¶ V ¶ v ¶ ¶ ¿ ¶ Ù ¶ è ¶ ¶ ¶ K ¶ i ¶ x ¶ ¶ « ¶ Æ ¶ â ¶ ñ ¶ ¶ ( ¶ . ¶ C ¶ Q ¶ Y ¶ n ¶ t ¶ ~ ¶ ¶ ¶ Á ¶ Ç ¶ Ñ ¶ ä ¶ ø ¶ S ¶ I S ý ¸ K ¶ $ ¶ 2 ¶ @ ¶ N ¶ g ¶ ¶ ¶ ¸ ¶ Ù ¶ ð ¶ þ ¶ ¶ # ¶ 1 ¶ ? ¶ M ¶ f ¶ ¶ ¶ · ¶ Ð ¶ ¶ : ¶ m ¶ ¶ ½ ¶ í ¶ , ¶ b ¶ ¶ V 2 ¶ 8 V L ¶ n V ¶ V ° ¶ Õ V V ' V 2 ¶ \ ¶ b V v ¶ ¶ ¶ ³ ¶ É ¶ ä ¶ ü ¶ ¶ , ¶ O ¶ ^ ¶ © ¶ Ã ¶ Ù ¶ à ¶ V ¶ # ¶ B ¶ H V \ ¶ k ¶ ¤ ¶ ³ ¶ Ñ ¶ × ¶ ì ¶ S
|
) ¶ L ¶ ^ ¶ y ¶ ¶ © ¶ Ã ¶ Ý ¶ ó ¶ ¶ ) ¶ ? ¶ Z ¶ u ¶ ¶ ¶ ¼ ¶ Ù ¶ ï ¶ ¶ # ¶ < ¶ U ¶ l ¶ ~ ¶ ¶ ª ¶ Æ ¶ â ¶ ñ ¶ ¶ ¶ . ¶ M ¶ h ¶ ¶ ¶ ® ¶ Ì ¶ ç ¶ ¶ ¶ ) ¶ B ¶ ` ¶ r ¶ ¶ ¶ ¸ ¶ Ã ¶ î ¶ ù ¶ " ¶ 4 ¶ S ¶ f ¶ ¶ ¶ ® ¶ Á ¶ Ô ¶ ç ¶ ú ¶ ¶ - ¶ C ¶ N ¶ g ¶
¶ ¶ ¶ Ã ¶ Ù ¶ î ¶ ¶ ¶ - ¶ ¶ ç ¶ ¶ - ¶ H ¶ c ¶ ¶ ¶ ¸ ¶ Ð ¶ è ¶
|
¶
|
¶ 1
|
¶ O
|
¶ Ç
|
¶ Ú
|
¶ ë
|
¶ ¶ ¶ ; ¶ V ¶ k ¶
¶ ¶ µ ¶ Ð ¶ ë ¶ ¶ ¶ 7 ¶ O ¶ a ¶ ~ ¶ ¶ ± ¶ Ë ¶ å ¶ þ ¶ ¶ . ¶ @ ¶ Z ¶ l ¶ ¶ ¤ ¶ ¿ ¶ Ñ ¶ ï ¶
|
¶ ¶ : ¶ L ¶ ^ ¶ w ¶ ¶ £ ¶ µ ¶ C ¶ U ¶ t ¶ ¶ ¶ ³ ¶ Î ¶ á ¶ ô ¶ ¶ ¶ 1 ¶ M ¶ c ¶
¶ ª ¶ ¸ ¶ Ó ¶ ñ ¶ ¶ ¶ / ¶ E ¶ Z ¶ o ¶ z ¶ » S î S ý í S ý Õ h Ç ¶ ð ¶ ¶ H ¶ n V ¶ Æ ¶ Ô ¶ ö ¶ ¶ S ý Ô g N ¶ s ¶ ¶ V ¼ ¶ þ ¶ * ¶ 8 V m ¶ ¬ ¶ ß V î V # ¶ L ¶ } ¶ ± ¶ å ¶ O V V ´ V å ¶ ¶ L V j ¶ ~ ¶ ¶ ¤ ¶ · ¶ Ê ¶ á ¶ ý ¶ ¶ . ¶ < » b ¶ v ¶ ¶ ª ¶ Ï ¶ ä ¶ S ý Ù l W ¶ r ¶ ¶ ¶ ¶ É ¶ , V S þ × j . ¶ = ¶ L ¶ [ ¶ ± ¶ Ê ¶ ã ¶ ý ¶ ¶ / ¶ G ¶ _ ¶ x ¶ ¶ ¤ ¶ ¼ ¶ Ï ¶ å ¶ ö ¶ ¶ ¶ 8 ¶ S ¶ i ¶ ¶ ¶ ¯ ¶ Ç ¶ à ¶ ý ¶ ¶ ? ¶ R ¶ l ¶ ¶ ¢ ¶ · ¶ Ò ¶ å ¶ ÿ ¶ ¶ , ¶ v ¶ ¶ ¶ ¡ V Å ¶ Ó ¶ é ¶ ¶ ¶ " ¶ 8 ¶ T ¶ b ¶ n ¶ ¶ £ ¶ ± ¶ ½ ¶ Ó ¶ û ¶ ¶ S þ Ú m 5 ¶ ¶ · ¶ à ¶ ¶ ¶ @ ¶ r ¶ ° ¶ ) ¶ ; V ¶ Ã ¶ þ ¶ 8 ¶ r ¶ « ¶ ç ¶ " ¶ Z ¶ ¶ S ý ì J ¶ y ¶ © ¶ ì ¶ ¶ K ¶ ¶ ³ ¶ Ö ¶ î ¶ $ ¶ Z ¶ £ ¶ é ¶ 1 ¶ | ¶ ° ¶ ô ¶ 6 ¶ w ¶ ¹ ¶ ú ¶ 5 ¶ æ V T ¶ ® ¶ µ V â ¶ S þ ð t ¶ ¶ 0 ¶ S ¶ l ¶ ¶ 3 ¶ L ¶ ¶ ¶ 6 ¶ l ¶ ¶ õ V S ý ç z 6 ¶ t ¶ ¶ ¥ ¶ ¼ ¶ Õ ¶ ö ¶ 4 ¶ @ V m ¶ ª ¶ Ù V V > ¶ I ¶ q ¶ ¶ « ¶ ó V - ¶ c ¶ V ¶ ¬ V Î V Ý ¶ ó V ¶ & V S ÿ ï j ¶ ¶ È ¶ á ¶ ¶ : ¶ S ¶ ¶ ³ ¶ Ì ¶ ¶ 6 ¶ ¹ ¶ Ò ¶ ò ¶ ¶ = ¶ ý V ¼
|
¶ S ý ë ~ × ¶ í V ¶ L ¶ ¶ ¹ ¶ Í ¶ ¶ ; ¶ s ¶ ¶ Ü ¶ ê ¶ ¶ 3 ¶ m ¶ © ¶ Ú ¶ è ¶ ¶ / ¶ g ¶ ¡ ¶ Ð ¶ Þ ¶ û ¶ % ¶ ] ¶ ¶ Æ ¶ Ô ¶ ñ ¶ ¶ i ¶ ¥ ¶ Ö ¶ ä ¶
|
¶ D ¶ X ¶ ¶ Ã ¶ ÿ ¶ ¶ < ¶ P ¶ z ¶ ¶ À ¶ S ý ñ S þ ò
§ ¶ ¶ ¶ Ú ¶ é ¶ S ü è { " V 2 V X ¶ V » V S ÿ Ø k & V f ¶ ¶ S ÿ 0 r ¶ x ¶ ¶ S ê } ; ¶ v V ° ¶ â ¶ í V ¶ R ¶ ¶ ¸ ¶ ç ¶ c ¶ y ¶ © V ¹ V à V V B V x V ¦ ¶ ¼ ¶ ä V ¶ " ¶ O V ¶ ª ¶ À ¶ æ V ¶ $ ¶ L V v ¶ ¶ µ V Û ¶ ñ ¶ V K ¶ U V S Ö i ? ¶ ¶ © V â V V Q ¶ w ¶ ¶ ¹ ¶ Ý ¶ õ ¶ ¶ D ¶ \ ¶ ¶ · ¶ Â V ß ¶ ÷ ¶ ¶ - ¶ S ÿ é | ¶ 6 ¶ L ¶ a ¶ S Ý p ¶ ¶ ¶ À ¶ î ¶ õ ¶ " ¶ ) ¶ S ß r ° V S ä w ¶ Î ¶ ¶ # ¶ 3 ¶ C ¶ M V S ¶ Ä ¶ Ï ¶ æ ¶ -
|
V B
|
¶ S Þ q ¶ ¢ ½ Ø ó ) H Á Ó é þ ( Z ¶ m ¶ w V S â u ¥ Ì ¥ Þ ¥ ó ¥ ¥ ¥ * ¥ ¶ @ ¶ a V x ¶ ¯ ¶ Ê V Ð ¶ Ö ¶ Ü ¶ S à s 0 ¶ µ ¶ , ¶ e ¶ V ´ Å ¶ Ö ¶ è ¶ ò V ø ¶ þ ¶ S å x ª + ª @ ¶ U ¶ k ¶ S æ y ; « P ¶ b ¶ S á t ¶ 3 ¶ H ¤ S ã v ¶ 7 ¶ T ¨ e ¨ w ¶ ¨ ¨ ¬ ¨ ¾ ¶ Ò ¨ , V F V £ ¶ © ¶ ¶ ¶ Ï ¶ Ú ¶ û ¶ ¶ ¶ ' ¶ 2 ¶ S Ü o S ý Û n S Ñ Õ / ë ¶ ¶ U S Ø õ Ü S æ ¹ ê L S ç ô ë ¶ O ¶ S Ü Æ à Y S Ø ó Ü ¹ ¶ d ¹ ¹ µ ¹ Ò ¹ ú ¹ " ¹ D ¹ } ¶ ¶ S Ø Ü . ( ¶ 7 S ¶ o ¶ ¶ Ì ! < ¶ ¶ # E ® W ¶ ¹ Î ¶ 1 S Ô À Ø S Ï S Ô Ø / ¶ ¶ Ù ® ý ¶ % f à ó % ¶ V ¶ é S Õ ö Ù S Ö ù Ú ò ¯ S Ö Ú b ¶ S ø Î ü a S ù Ê ý ] 1 ¯ V ½ ² ³ ² 4 Z | ¡ · × å ¶ û B e | ¡ ¶ ¸ ¶ # C « ± ¶ Ñ Ù ¶ ÿ ¶ % S ¶ ¶ ¦ ¶ õ ¶ ¶ - ¶ G ¶ ` ¶ S è É ì \ õ û S è º ì M S ç ÷ ë S ä Ï è b ö ¶ S ê Ð î c S é Ñ í d . ¶ 7 ¶ ¦ ¶ ý ¶ ¶ $ ¶ L ¶ g ¶ Ä ë ¶ ¶ ¶ $ ¶ M ¶ c ¶ S ì Ò ð e ¶ s ´ ¶ Ë ¶ à ¶ õ ¶ ¶ ¶ S Ë ´ Ï G S Ð Ó Ô f S Í Ñ S á å 3 V ¶ l ¶ ¶ Ä ¶ Õ ¶ å ¶ ó ¶ ¶ ¶ : ¶ L ¶ \ ¶ n ¶ ¸ ¶ Ë ¶ ® ¶ ¹ ¶ ã ¶ ÿ ¶ Y S ö ú S ù Å ý X » . S ñ õ S è ¼ ì O ¶ ¶ $ ¶ O ¶ _ ¶ j ¶ ¨ ¶ ¸ ¶ í ¶ # ¶ W ¶ e ¶ ¶ « ¶ Þ ¶ ¶ + ¶ < ¶ M ¶ ¶ ¶ Ì ¶ ¶ N ¶ ¶ ¶ Í ¶ Ú ¶ ¶ D ¶ U ¶ f ¶ | ¶ ¶ ¾ ¶ ¶ 9 ¶ O ¶ ` ¶ q ¶ ¶ Î ¶ ö ¶ ¶ : ¶ k ¶ ¶ µ ¶ Ë ¶ á ¶ û ¶ 1 ¶ ] ¶ ¡ ¶ · ¶ Å ¶ Ü ¶ ô ¶ ÿ ¶ " ¶ 9 ¶ s ¶ © ¶ ´ ¶ ÿ ¶
|
|
¶ L
|
¶
|
¶
|
¶ ª
|
¶ Á
|
¶ Ø
|
¶ ¶ & ¶ X ¶ m ¶ ¶ ¶ § ¶ Ï ¶ æ ¶ ý ¶ ¶ ¶ 0 ¶ @ ¶ o ¶ £ ¶ ® ¶ ï ¶ ú ¶ : ¶ Q ¶ h ¶ ~ ¶ ¶ ¯ ¶ Ã ¶ õ ¶ 9 ¶ m ¶ x ¶ ¼ ¶ â ¶ ø ¶ * ¶ e ¶ ¶ © ¶ ¶ ¶ Á ¶ ¶ ¶ T ¶ ¶ Î ¶ ¶ , ¶ X ¶ o ¶ ¶ ± ¶ ë ¶ ¶ ¶ / ¶ L ¶ \ ¶ l ¶ ¦ ¶ â ¶ ò ¶ . ¶ c ¶ v ¶ ¶ ¼ ¶ û ¶ ¶ O ¶ d ¶ ¶ Ó ¶ Þ ¶ ý ¶ ¶ e ¶ p ¶ ¹ ¶ ø ¶ ¶ I ¶ ¶ ¶ æ ¶ $ ¶ X ¶ ¶ ¨ ¶ À ¶ Õ ¶ ¶ 3 ¶ C ¶ S ¶ ¶ ¶ ª ¶ Ú ¶ ì ¶ ý ¶ ¶ # ¶ R ¶ _ ¶ n ¶ ¶ ´ ¶ Å ¶ Ò ¶ ¶ ¶ _ ¶ n ¶ y ¶ ¶ Â ¶ Ù ¶ ñ ¶ ü ¶ $ ¶ 6 ¶ G ¶ ] ¶ n ¶ { ¶ ¶ Ë ¶ ¶ ¶ - ¶ C ¶ N ¶ ¶ ¶ Ä ¶ Ú ¶ å ¶ ¶ ' ¶ ; ¶ q ¶ ¶ Ø ¶ ¶ F ¶
¶ ¶ © ¶ ¸ ¶ õ ¶ ¶ ¶ ) ¶ s ¶ ¶ ¦ ¶ ´ ¶ Ä ¶ ¶ ¶ ' ¶ s ¶ ¶ ¶ © ¶ Í ¶ â ¶ ù ¶ ! ¶ &! ¶ C! ¶ S! ¶ c! ¶ ! ¶ ´! ¶ Ì! ¶ ×! ¶ ÿ! ¶ W" ¶ d" ¶ |" ¶ " ¶ ¦" ¶ ¼" ¶ Ó" ¶ # ¶ Z# ¶ e# ¶ # ¶ Í# ¶ Ø# ¶ ö# ¶ 6$ ¶ q$ ¶ $ ¶ Ð$ ¶ î$ ¶ 7% ¶ U% ¶ % ¶ % ¶ Á% ¶ & ¶ & ¶ X& ¶ n& ¶ & ¶ Æ& ¶ ' ¶ #' ¶ 7' ¶ ~' ¶ È' ¶ Ö' ¶ ä' ¶ ú' ¶ ( ¶ [( ¶ ¦( ¶ ´( ¶ Ê( ¶ á( ¶ ) ¶ L) ¶ Y) ¶ ) ¶ ª) ¶ ¿) ¶ Ñ) ¶ ê) ¶ * ¶ 3* ¶ H* ¶ ]* ¶ o* ¶ * ¶ µ* ¶ ñ* ¶ !+ ¶ H+ ¶ y+ ¶ + ¶ + ¶ Õ+ ¶ ç+ ¶ , ¶ 1, ¶ C, ¶ , ¶ , ¶ ×, ¶ ì, ¶ ù, ¶ - ¶ 2- ¶ {- ¶ - ¶ Ë- ¶ ã- ¶ ü- ¶ . ¶ +. ¶ C. ¶ . ¶ . ¶ à. ¶ ö. ¶ / ¶ 9/ ¶ N/ ¶ ^/ ¶ / ¶ ¤/ ¶ µ/ ¶ é/ ¶ þ/ ¶ 0 ¶ %0 ¶ 90 ¶ o0 ¶ 0 ¶ 0 ¶ 0 ¶ è0 ¶ ø0 ¶ '1 ¶ <1 ¶ L1 ¶ v1 ¶ 1 ¶ ¥1 ¶ Ò1 ¶ 2 ¶ P2 ¶ e2 ¶ 2 ¶ 2 ¶ Ø2 ¶ ý2 ¶ 3 ¶ N3 ¶ ^3 ¶ s3 ¶ 3 ¶ 3 ¶ ¤3 ¶ È3 ¶ Þ3 ¶ û3 ¶ 4 ¶ &4 ¶ 94 ¶ D4 ¶ b4 ¶ m4 ¶ 4 ¶ Â4 ¶ 5 ¶ (5 ¶ =5 ¶ P5 ¶ f5 ¶ 5 ¶ Á5 ¶ Ñ5 ¶ æ5 ¶ ñ5 ¶ 96 ¶ N6 ¶ \6 ¶ i6 ¶ ©6 ¶ ¾6 ¶ Ô6 ¶ ê6 ¶ û6 ¶ 7 ¶ F7 ¶ [7 ¶ r7 ¶ 7 ¶ 7 ¶ ³7 ¶ ó7 ¶ 8 ¶ 8 ¶ `8 ¶ p8 ¶ {8 ¶ È8 ¶ Ø8 ¶ í8 ¶ û8 ¶ 9 ¶ 9 ¶ :9 ¶ V9 ¶ y9 ¶ 9 ¶ ¬9 ¶ ¹9 ¶ Û9 ¶ î9 ¶ ù9 ¶ : ¶ ': ¶ E: ¶ : ¶ : ¶ î: ¶ þ: ¶ ; ¶ #; ¶ 3; ¶ Y; ¶ l; ¶ w; ¶ ; ¶ ¥; ¶ ²; ¶ Ä; ¶ Ò; ¶ é; ¶ < ¶ < ¶ -< ¶ 8< ¶ |< ¶ < ¶ í< ¶ ý< ¶ = ¶ = ¶ 7= ¶ B= ¶ `= ¶ r= ¶ = ¶ ½= ¶ Ò= ¶ ä= ¶ ò= ¶ > ¶ > ¶ +> ¶ 6> ¶
> ¶ > ¶ Ô> ¶ ? ¶ $? ¶ 8? ¶ M? ¶ a? ¶ ? ¶ °? ¶ È? ¶ Ó? ¶ @ ¶ 4@ ¶ A@ ¶ @ ¶ @ ¶ ¯@ ¶ Å@ ¶ Ú@ ¶ ç@ ¶ ÿ@ ¶ A ¶ )A ¶ ;A ¶ HA ¶ A ¶ A ¶ ªA ¶ ¶A ¶ ØA ¶ úA ¶ B ¶ LB ¶ ^B ¶ kB ¶ |B ¶ B ¶ B ¶ ¯B ¶ ÅB ¶ ÛB ¶ ñB ¶ +C ¶ @C ¶ TC ¶ dC ¶ tC ¶ ¯C ¶ ¿C ¶ ÓC ¶ ßC ¶ D ¶ 'D ¶ 4D ¶ @D ¶ MD ¶ ZD ¶ kD ¶ D ¶ D ¶ D ¶ íD ¶ E ¶ E ¶ TE ¶ dE ¶ xE ¶ E ¶ ªE ¶ ¶E ¶ ÃE ¶ ÐE ¶ áE ¶ ÷E ¶ F ¶ F ¶ bF ¶ vF ¶ F ¶ ÆF ¶ ÖF ¶ ëF ¶ øF ¶ :G ¶ OG ¶ jG ¶ G ¶ ÄG ¶ ÔG ¶ éG ¶ ùG ¶ H ¶ $H ¶ GH ¶ VH ¶ H ¶ ¬H ¶ ½H ¶ ÊH ¶ àH ¶ ìH ¶ ùH ¶ I ¶ I ¶ #I ¶ HI ¶ UI ¶ fI ¶ zI ¶ ·I ¶ ÇI ¶ ÜI ¶ ôI ¶ J ¶ J ¶ 7J ¶ dJ ¶ uJ ¶ S è ¡ ì 4 S î ¢ ò 5 S ç ¥ ë 8 ¶ ¶ ) ¶ Ã ] Õ h Û h á h ç h ^ S é ³ í F > ¶ m ¶ ¶ Ë ¶ S ë ¦ ï 9 l ¶ ¶ Ò ¶ ¶ S ¶ ¶ î ¶ # ¶ 7 ¶ i ¶ » ¶ ñ ¶ ¶ 3 ¶ = l G l Q l [ ¶ ¶ ¶ ¶ S è £ ì 6 0 ¶ C ¶ U ¶ g ¶ | ¶ ¶ ¬ ¶ ì Y Y Y / Y D ¶ W ¶ m ¶ ¶ ¶ · ¶ ã ¶ ø ¶
|
¶ ¶ - ¶ J ¶ ^ ¶ r ¶ ¶ ¶ ¾ ¶ è ¶ ø ¶ ¶ ¶ 4 ¶ R ¶ ¶ ¶ ¢ ¶ ¿ ¶ Ó ¶ ç ¶ ¶ # ¶ N ¶ c ¶ q Y ¶ Y ª ¶ Û ¶ ñ ¶ ¶ ¶ 8 ¶ S ¶ f ¶ ~ ¶ © ¶ ¶ V ¶ ¶ ² ¶ Ú ¶ þ ¶ ¶ ' ¶ 4 X ¶ m ¶ ¶ ¶ ³ ¶ Ã ¶ Ø ¶ ï ¶ ¶ " ¶ ? ¶ S ¶ b ¶ | ¶ ¤ ¶ ´ ¶ Ä ¶ ì
|
¶ S é ¤ í 7 ¶ ¶ D ¶ ¶ ¶ ¶ Ä ¶ ÷ ¶ 0 ¶ : ¶ o ¶ u ¶ ¶ ¶ . ¶ J l X ¶ x ¶ ô ¶
|
¶ i ¶ ¶ ¸ ¶ Ì ¶ ÿ ¶ q ¶ · ¶ ½ ¶ * ¶ > ¶ f ¶ z ¶ l « ¶ » ¶ Ï ñ ¶ ¶ ¶ ' l I ¶ W l S ê ¨ î ; S ë § ï : S ð ½ ô P S ô Â ø U ¶ - ¶ > ¶ D z N z ¡ z { S æ Á ê T S ì Ä ð W S ì Ã ð V S ë © ï < S ì ª ð = S ì « ð > S ì ¬ ð ? S í Ì ñ _ S è Ë ì ^ S ê î @ M ¶ _ ¶ v ¶ ¶ Ê ¶ ô ¶ ¶ 1 ¶ W ¶ { ¶ Ó ¶ [ ¶ ¶ ¶ ¯ ¶ Ç ¶ Ô ¶ é ¶ ÿ ¶ T ¶ S ç ® ë A
|
¶ ¶ a ¶ i ¶ ¶ ´ ¶ S ê ¯ î B 3 Y E ¶ S ¶ e ¶ p ¶ ¶ ¶ ¾ ¶ Ì ¶ î ¶ ¶ C Y [ ¶ h ¶ Y ¶ ¼ ¶ r ¶ ß Y í ¶ ÿ ¶ ( ¶ S è ì 2 S Ü » à N ! S Ú È Þ [ ý ¶ # ¯ ; ² P ¼ d t x ½ ¶ Ç ¶ à ² S Ú Ç Þ Z ö ¶ ( ¶ . ¶ 9 ¶ h r ¶ x ¶ ¢ ¶ ¬ ¶ Ú ¶ ä ¶ ¶ ¶ á ¶ ñ ¶ 0 ¶ @ ¶ p ¶
¶ À ¹ õ ¶ ¶ & ¶ C ¶ Z ¶ u £ ¶ ³ ¶ S Û ¿ ß R S °
|
C S ú ² þ E 1 h h Ë h k S ú ± þ D ¦ h ¶ j .ARM.attributes .strtab .shstrtab .rel.debug_pubnames .rel.debug_frame .rel.debug_line .rel.debug_info .reli.ble_store_init_database .reli.ble_store_config_persist_peer_secs .reli.ble_store_config_persist_our_secs .reli.ble_store_config_persist_cccds .reli.ble_store_config_conf_save_all .reli.ble_store_config_conf_load .reli.ble_store_config_conf_init .symtab .comment .arm_vfe_header __ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000 __ARM_grp.ble_store_config_conf.c.2_S77000_zLIeUr4ESic_L10000 __ARM_grp.ble_store_config_priv.h.2_mn6000_9XNaG6bsESb_N10000 __ARM_grp.ble_store_config.h.2_kx0000_qjQIAQOJpn6_300000 __ARM_grp.kv_store_api.h.2_cu0000_GBIhmgEAQ8f_300000 __ARM_grp.mtb_kvstore.h.2_Y28000_4lDfQvFwBZ9_s10000 __ARM_grp.mtd_kv_port.h.2_QG7000_5i8wKHoXDcc_U00000 __ARM_grp.event_groups.h.2_sU1000_fLqHkeW7CO7_c00000 __ARM_grp.base64.h.2_sA0000_qZ0Td1Onzp4_300000 __ARM_grp.ble_store.h.2_E43000_AmtOqQepw10_O00000 __ARM_grp.ble_sm.h.2_k_1000_rXvLUPRVvdf_c00000 __ARM_grp.ble_l2cap.h.2_496000_1IN1820U_Tb_R10000 __ARM_grp.nimble_opt.h.2_ow0000_t269YXvi3M6_300000 __ARM_grp.nimble_opt_auto.h.2_4p1000_sjbGk0Yu$v3_300000 __ARM_grp.ble_ibeacon.h.2_ku0000_LVfegBrbQ84_300000 __ARM_grp.ble_hs_stop.h.2_ww0000_uXR7mfsFNy9_300000 __ARM_grp.ble_hs_mbuf.h.2_4w0000_pIGQzw5IsX7_300000 __ARM_grp.ble_hs_log.h.2_sE0000_TcY3r9I9U80_300000 __ARM_grp.logcfg.h.2_IT0000_rBDuZGZS1uc_300000 __ARM_grp.modlog.h.2_YJ0000_HN5tBHq8hm7_300000 __ARM_grp.log.h.2_Eu0000_Cr6rYVb6MK1_300000 __ARM_grp.log_common.h.2_RG3000_1HlEV4GEP4f_v00000 __ARM_grp.ignore.h.2_Eb1000_1QsxlKBsBwd_300000 __ARM_grp.ble_hs_hci.h.2_4w0000_OaRnV0xwwk8_300000 __ARM_grp.ble_hs_id.h.2_Mx0000_tyNpJBFBE82_300000 __ARM_grp.ble_gatt.h.2_Ia6000_D2y9H3fghwc_f20000 __ARM_grp.ble_gap.h.2_0w8000_7cdocksCaP6_a30000 __ARM_grp.ble_hs_adv.h.2_sy2000_DGoEMfPePN7_y00000 __ARM_grp.ble_uuid.h.2_EF1000_733uobik_q2_a00000 __ARM_grp.ble_hs.h.2_Jhh000_B_H79FlZeH9_j60000 __ARM_grp.ble_eddystone.h.2_YU0000_0undRG2wBW9_300000 __ARM_grp.ble_att.h.2_Mu1000_wftmUihUrB2_300000 __ARM_grp.hci_common.h.2_kGe000_9uqlRrtLoqf_q90000 __ARM_grp.transport.h.2_Mw0000_raw9rs8G0j8_300000 __ARM_grp.monitor.h.2_0Z4000_gyP4zSC_8he_y10000 __ARM_grp.transport_impl.h.2_cv0000_79RpizBK4U7_300000 __ARM_grp.ble.h.2_LZ5000_Abu5s55$aJa_P00000 __ARM_grp.utility.h.2_Qz0000_UBsbdfLam2f_300000 __ARM_grp.os_wrapper.h.2_oA0000_o27L5CxxtRe_300000 __ARM_grp.bytes.h.2_cu0000_d1Hp55c5Q82_300000 __ARM_grp.os_mempool.h.2_oP4000_Z3ddpBoNFb1_t10000 __ARM_grp.os_mbuf.h.2_MV4000_Entbb18NSPe_t10000 __ARM_grp.os_error.h.2_4y0000_YgUZXI8PFE7_300000 __ARM_grp.os.h.2_AB1000_GNo5_BkoHp8_700000 __ARM_grp.queue.h.2_8g5000_7i4DxmhtIV3_300000 __ARM_grp.endian.h.2_E01000_qNUp16zT2xa_300000 __ARM_grp.nimble_npl.h.2_ES3000_6jXuR$1zun1_X00000 __ARM_grp.nimble_npl_os.h.2_sW3000_oQGEcW8Rt9f_X00000 __ARM_grp.npl_freertos.h.2_0v0000_tXde$9V4Fxc_300000 __ARM_grp.timers.h.2_oe2000_wnO$rrMTNBb_700000 __ARM_grp.semphr.h.2_g$1000_yyay7hp6G$a_700000 __ARM_grp.queue.h.2_4p1000_zFJ1WFCaMx8_300000 __ARM_grp.task.h.2_8M4000_m8$qSXJoTC3_s00000 __ARM_grp.list.h.2_453000_aueleRUxrRd_e00000 __ARM_grp.FreeRTOS.h.2_U96000_q3kwj9To4oe_z00000 __ARM_grp.portable.h.2_8D1000_kEqikt0mijf_k00000 __ARM_grp.mpu_wrappers.h.2_Iv0000_129_FVqGho9_300000 __ARM_grp.portmacro.h.2_cR1000_JvNw8oU4yb2_800000 __ARM_grp.deprecated_definitions.h.2_su0000_ufaAXqJJZca_300000 __ARM_grp.projdefs.h.2_cm1000__BkgC_ZRmk3_300000 __ARM_grp.FreeRTOSConfig.h.2_r14000_zHr5zrkhjG5_h00000 __ARM_grp.pan_hal.h.2_cN0000_86JB3mwhXe8_300000 __ARM_grp.pan_hal_adc.h.2_4F0000_6PaqsBPRH65_300000 __ARM_grp.pan_hal_timer.h.2_t7w100_DhOcBHl88k3_N10000 __ARM_grp.pan_hal_pwm.h.2_MbM000_l2sztE5came_310000 __ARM_grp.pan_hal_wwdt.h.2_cB1000_BPeA8RMRW_a_g00000 __ARM_grp.pan_hal_wdt.h.2_sD1000_2EQcW4a5kB3_e00000 __ARM_grp.pan_hal_i2c.h.2_4FL000_C_k7254tHId_A00000 __ARM_grp.pan_hal_spi.h.2_R1x100_Jy62XOIodA3_h20000 __ARM_grp.pan_hal_dmac.h.2_$9x100_mDhaCoLkf$8_n30000 __ARM_grp.pan_hal_uart.h.2_Arv100_NzxGKekfUS5_P00000 __ARM_grp.pan_hal_gpio.h.2_JOu100_2M7eFLS7sb8_r00000 __ARM_grp.pan_hal_def.h.2_gt1000_uDZz$oGwdX9_e00000 __ARM_grp.pan_power.h.2_Ah1000_CnF$gSCrCk1_a00000 __ARM_grp.pan_clktrim.h.2_IiL000_0SW2dp5VPra_x00000 __ARM_grp.pan_pri_rf.h.2_A9M000_ahqWxy1YfNa_P00000 __ARM_grp.PanSeries.h.2_UQq100_PvSs5udcNm2_900000 __ARM_grp.pan_efuse.h.2_AcL000_lL$RTVtmEw5_f00000 __ARM_grp.pan_lp.h.2_8yL000_w1cp4ldqEA9_h00000 __ARM_grp.pan_wwdt.h.2_Mr1000_jt_Pz5BAYP2_a00000 __ARM_grp.pan_wdt.h.2_4J0000_qp6XZslpTn9_300000 __ARM_grp.pan_pwm.h.2_MXL000_AgKnFS_UB_8_Z00000 __ARM_grp.pan_timer.h.2_EKL000_6hboZRTp_$d_v00000 __ARM_grp.pan_i2c.h.2_02N000_sRcSZuKs4W5_F00000 __ARM_grp.pan_uart.h.2_g1M000_03FDMevg0X5_q00000 __ARM_grp.pan_spi.h.2_EWL000_C5cFeo0knQ4_E00000 __ARM_grp.pan_gpio.h.2_M3M000_Bh6KnacBBW9_x00000 __ARM_grp.pan_dmac.h.2_YvM000_EA0$jHK3eM9_b10000 __ARM_grp.pan_fmc.h.2_42v100_I8PQDuNa$l3_B00000 __ARM_grp.pan_adc.h.2_8mz100_3yBpQ36S_0b_N60000 __ARM_grp.pan_clk.h.2_UUN000_o44MvfxNnt9_m00000 __ARM_grp.pan_sys.h.2_oM4000_5eG_0T959c4_300000 __ARM_grp.pan_sys_log.h.2_UY0000_qyz3QMYnOqa_300000 __ARM_grp.system_PanSeries.h.2_Ma5000__8TRzjzRXn5_f50000 __ARM_grp.core_cm0.h.2_ggO000_wS1Hrkokh70_k10000 __ARM_grp.cmsis_compiler.h.2_Qx0000_LkcGzN6taw0_300000 __ARM_grp.cmsis_armcc.h.2_Qa2000_iI$WZV5cdd9_R00000 __ARM_grp.cmsis_version.h.2_0A0000_VRG$E9oAPMf_300000 __ARM_grp.stdlib.h.2_YU0000_FdDcyxr8Dz5_300000 __ARM_grp.stdio.h.2_sC7000_9ZkXMMDfgi5_T10000 __ARM_grp.stddef.h.2_Az0000_OeoLsbxUvqc_300000 __ARM_grp.stdbool.h.2_Au0000_jr0apdtFqw4_300000 __ARM_grp.sysinit.h.2_Az0000_3jG$2H9w1cc_300000 __ARM_grp.assert.h.2_0I0000_KrZLOVu3Oh8_300000 __ARM_grp.string.h.2_8w0000_dpvmn_SkKb6_300000 __ARM_grp.inttypes.h.2_gM2000_p8FrOnG0_Uc_800000 __ARM_grp.stdint.h.2_8G1000_Y8yz6lqXnp2_300000 __ARM_grp.nimble_syscfg.h.2_ga6000_ESLzEWVlbY4_300000 __ARM_grp.soc_config.h.2_4A0000_GfUfcwBPsFc_300000 __ARM_grp.sdk_config.h.2_0G2000_07odV7k0sg2_300000 .debug_abbrev __ARM_asm.debug_abbrev.1 .debug_macinfo .debug_loc .revsh_text .rev16_text BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$~SHL$OSPACE$EBA8$REQ8$PRES8$EABIv2 Lib$$Request$$armlib strlen ble_store_config_peer_secs ble_store_config_our_secs ble_store_config_num_peer_secs ble_store_config_num_our_secs ble_store_config_num_cccds ble_store_config_cccds base64_encode base64_decode app_kv_write app_kv_read _printf_percent _printf_int_dec _printf_d __2sprintf __ARM_grp..debug_pubnames$system_PanSeries.h$.2_Ma5000__8TRzjzRXn5_f50000 __ARM_grp..debug_pubnames$stdio.h$.2_sC7000_9ZkXMMDfgi5_T10000 __ARM_grp..debug_pubnames$pan_hal_uart.h$.2_Arv100_NzxGKekfUS5_P00000 __ARM_grp..debug_pubnames$pan_hal_timer.h$.2_t7w100_DhOcBHl88k3_N10000 __ARM_grp..debug_pubnames$pan_hal_spi.h$.2_R1x100_Jy62XOIodA3_h20000 __ARM_grp..debug_pubnames$pan_hal_gpio.h$.2_JOu100_2M7eFLS7sb8_r00000 __ARM_grp..debug_pubnames$pan_hal_dmac.h$.2_$9x100_mDhaCoLkf$8_n30000 __ARM_grp..debug_pubnames$pan_fmc.h$.2_42v100_I8PQDuNa$l3_B00000 __ARM_grp..debug_pubnames$pan_adc.h$.2_8mz100_3yBpQ36S_0b_N60000 __ARM_grp..debug_pubnames$log_common.h$.2_RG3000_1HlEV4GEP4f_v00000 __ARM_grp..debug_pubnames$ble_store_config_priv.h$.2_mn6000_9XNaG6bsESb_N10000 __ARM_grp..debug_pubnames$ble_store_config_conf.c$.2_S77000_zLIeUr4ESic_L10000 __ARM_grp..debug_pubnames$ble_hs.h$.2_Jhh000_B_H79FlZeH9_j60000 __ARM_grp..debug_pubnames$ble.h$.2_LZ5000_Abu5s55$aJa_P00000 __ARM_grp..debug_pubnames$FreeRTOSConfig.h$.2_r14000_zHr5zrkhjG5_h00000 __ARM_grp..debug_macinfo$utility.h$.2_Qz0000_UBsbdfLam2f_300000 __ARM_grp..debug_macinfo$transport_impl.h$.2_cv0000_79RpizBK4U7_300000 __ARM_grp..debug_macinfo$transport.h$.2_Mw0000_raw9rs8G0j8_300000 __ARM_grp..debug_macinfo$timers.h$.2_oe2000_wnO$rrMTNBb_700000 __ARM_grp..debug_macinfo$task.h$.2_8M4000_m8$qSXJoTC3_s00000 __ARM_grp..debug_macinfo$system_PanSeries.h$.2_Ma5000__8TRzjzRXn5_f50000 __ARM_grp..debug_macinfo$sysinit.h$.2_Az0000_3jG$2H9w1cc_300000 __ARM_grp..debug_macinfo$string.h$.2_8w0000_dpvmn_SkKb6_300000 __ARM_grp..debug_macinfo$stdlib.h$.2_YU0000_FdDcyxr8Dz5_300000 __ARM_grp..debug_macinfo$stdio.h$.2_sC7000_9ZkXMMDfgi5_T10000 __ARM_grp..debug_macinfo$stdint.h$.2_8G1000_Y8yz6lqXnp2_300000 __ARM_grp..debug_macinfo$stddef.h$.2_Az0000_OeoLsbxUvqc_300000 __ARM_grp..debug_macinfo$stdbool.h$.2_Au0000_jr0apdtFqw4_300000 __ARM_grp..debug_macinfo$soc_config.h$.2_4A0000_GfUfcwBPsFc_300000 __ARM_grp..debug_macinfo$semphr.h$.2_g$1000_yyay7hp6G$a_700000 __ARM_grp..debug_macinfo$sdk_config.h$.2_0G2000_07odV7k0sg2_300000 __ARM_grp..debug_macinfo$queue.h$.2_8g5000_7i4DxmhtIV3_300000 __ARM_grp..debug_macinfo$queue.h$.2_4p1000_zFJ1WFCaMx8_300000 __ARM_grp..debug_macinfo$projdefs.h$.2_cm1000__BkgC_ZRmk3_300000 __ARM_grp..debug_macinfo$portmacro.h$.2_cR1000_JvNw8oU4yb2_800000 __ARM_grp..debug_macinfo$portable.h$.2_8D1000_kEqikt0mijf_k00000 __ARM_grp..debug_macinfo$pan_wwdt.h$.2_Mr1000_jt_Pz5BAYP2_a00000 __ARM_grp..debug_macinfo$pan_wdt.h$.2_4J0000_qp6XZslpTn9_300000 __ARM_grp..debug_macinfo$pan_uart.h$.2_g1M000_03FDMevg0X5_q00000 __ARM_grp..debug_macinfo$pan_timer.h$.2_EKL000_6hboZRTp_$d_v00000 __ARM_grp..debug_macinfo$pan_sys_log.h$.2_UY0000_qyz3QMYnOqa_300000 __ARM_grp..debug_macinfo$pan_sys.h$.2_oM4000_5eG_0T959c4_300000 __ARM_grp..debug_macinfo$pan_spi.h$.2_EWL000_C5cFeo0knQ4_E00000 __ARM_grp..debug_macinfo$pan_pwm.h$.2_MXL000_AgKnFS_UB_8_Z00000 __ARM_grp..debug_macinfo$pan_pri_rf.h$.2_A9M000_ahqWxy1YfNa_P00000 __ARM_grp..debug_macinfo$pan_power.h$.2_Ah1000_CnF$gSCrCk1_a00000 __ARM_grp..debug_macinfo$pan_lp.h$.2_8yL000_w1cp4ldqEA9_h00000 __ARM_grp..debug_macinfo$pan_i2c.h$.2_02N000_sRcSZuKs4W5_F00000 __ARM_grp..debug_macinfo$pan_hal_wwdt.h$.2_cB1000_BPeA8RMRW_a_g00000 __ARM_grp..debug_macinfo$pan_hal_wdt.h$.2_sD1000_2EQcW4a5kB3_e00000 __ARM_grp..debug_macinfo$pan_hal_uart.h$.2_Arv100_NzxGKekfUS5_P00000 __ARM_grp..debug_macinfo$pan_hal_timer.h$.2_t7w100_DhOcBHl88k3_N10000 __ARM_grp..debug_macinfo$pan_hal_spi.h$.2_R1x100_Jy62XOIodA3_h20000 __ARM_grp..debug_macinfo$pan_hal_pwm.h$.2_MbM000_l2sztE5came_310000 __ARM_grp..debug_macinfo$pan_hal_i2c.h$.2_4FL000_C_k7254tHId_A00000 __ARM_grp..debug_macinfo$pan_hal_gpio.h$.2_JOu100_2M7eFLS7sb8_r00000 __ARM_grp..debug_macinfo$pan_hal_dmac.h$.2_$9x100_mDhaCoLkf$8_n30000 __ARM_grp..debug_macinfo$pan_hal_def.h$.2_gt1000_uDZz$oGwdX9_e00000 __ARM_grp..debug_macinfo$pan_hal_adc.h$.2_4F0000_6PaqsBPRH65_300000 __ARM_grp..debug_macinfo$pan_hal.h$.2_cN0000_86JB3mwhXe8_300000 __ARM_grp..debug_macinfo$pan_gpio.h$.2_M3M000_Bh6KnacBBW9_x00000 __ARM_grp..debug_macinfo$pan_fmc.h$.2_42v100_I8PQDuNa$l3_B00000 __ARM_grp..debug_macinfo$pan_efuse.h$.2_AcL000_lL$RTVtmEw5_f00000 __ARM_grp..debug_macinfo$pan_dmac.h$.2_YvM000_EA0$jHK3eM9_b10000 __ARM_grp..debug_macinfo$pan_clktrim.h$.2_IiL000_0SW2dp5VPra_x00000 __ARM_grp..debug_macinfo$pan_clk.h$.2_UUN000_o44MvfxNnt9_m00000 __ARM_grp..debug_macinfo$pan_adc.h$.2_8mz100_3yBpQ36S_0b_N60000 __ARM_grp..debug_macinfo$os_wrapper.h$.2_oA0000_o27L5CxxtRe_300000 __ARM_grp..debug_macinfo$os_mempool.h$.2_oP4000_Z3ddpBoNFb1_t10000 __ARM_grp..debug_macinfo$os_mbuf.h$.2_MV4000_Entbb18NSPe_t10000 __ARM_grp..debug_macinfo$os_error.h$.2_4y0000_YgUZXI8PFE7_300000 __ARM_grp..debug_macinfo$os.h$.2_AB1000_GNo5_BkoHp8_700000 __ARM_grp..debug_macinfo$npl_freertos.h$.2_0v0000_tXde$9V4Fxc_300000 __ARM_grp..debug_macinfo$nimble_syscfg.h$.2_ga6000_ESLzEWVlbY4_300000 __ARM_grp..debug_macinfo$nimble_opt_auto.h$.2_4p1000_sjbGk0Yu$v3_300000 __ARM_grp..debug_macinfo$nimble_opt.h$.2_ow0000_t269YXvi3M6_300000 __ARM_grp..debug_macinfo$nimble_npl_os.h$.2_sW3000_oQGEcW8Rt9f_X00000 __ARM_grp..debug_macinfo$nimble_npl.h$.2_ES3000_6jXuR$1zun1_X00000 __ARM_grp..debug_macinfo$mtd_kv_port.h$.2_QG7000_5i8wKHoXDcc_U00000 __ARM_grp..debug_macinfo$mtb_kvstore.h$.2_Y28000_4lDfQvFwBZ9_s10000 __ARM_grp..debug_macinfo$mpu_wrappers.h$.2_Iv0000_129_FVqGho9_300000 __ARM_grp..debug_macinfo$monitor.h$.2_0Z4000_gyP4zSC_8he_y10000 __ARM_grp..debug_macinfo$modlog.h$.2_YJ0000_HN5tBHq8hm7_300000 __ARM_grp..debug_macinfo$logcfg.h$.2_IT0000_rBDuZGZS1uc_300000 __ARM_grp..debug_macinfo$log_common.h$.2_RG3000_1HlEV4GEP4f_v00000 __ARM_grp..debug_macinfo$log.h$.2_Eu0000_Cr6rYVb6MK1_300000 __ARM_grp..debug_macinfo$list.h$.2_453000_aueleRUxrRd_e00000 __ARM_grp..debug_macinfo$kv_store_api.h$.2_cu0000_GBIhmgEAQ8f_300000 __ARM_grp..debug_macinfo$inttypes.h$.2_gM2000_p8FrOnG0_Uc_800000 __ARM_grp..debug_macinfo$ignore.h$.2_Eb1000_1QsxlKBsBwd_300000 __ARM_grp..debug_macinfo$hci_common.h$.2_kGe000_9uqlRrtLoqf_q90000 __ARM_grp..debug_macinfo$event_groups.h$.2_sU1000_fLqHkeW7CO7_c00000 __ARM_grp..debug_macinfo$endian.h$.2_E01000_qNUp16zT2xa_300000 __ARM_grp..debug_macinfo$deprecated_definitions.h$.2_su0000_ufaAXqJJZca_300000 __ARM_grp..debug_macinfo$core_cm0.h$.2_ggO000_wS1Hrkokh70_k10000 __ARM_grp..debug_macinfo$cmsis_version.h$.2_0A0000_VRG$E9oAPMf_300000 __ARM_grp..debug_macinfo$cmsis_compiler.h$.2_Qx0000_LkcGzN6taw0_300000 __ARM_grp..debug_macinfo$cmsis_armcc.h$.2_Qa2000_iI$WZV5cdd9_R00000 __ARM_grp..debug_macinfo$bytes.h$.2_cu0000_d1Hp55c5Q82_300000 __ARM_grp..debug_macinfo$ble_uuid.h$.2_EF1000_733uobik_q2_a00000 __ARM_grp..debug_macinfo$ble_store_config_priv.h$.2_mn6000_9XNaG6bsESb_N10000 __ARM_grp..debug_macinfo$ble_store_config_conf.c$.2_S77000_zLIeUr4ESic_L10000 __ARM_grp..debug_macinfo$ble_store_config.h$.2_kx0000_qjQIAQOJpn6_300000 __ARM_grp..debug_macinfo$ble_store.h$.2_E43000_AmtOqQepw10_O00000 __ARM_grp..debug_macinfo$ble_sm.h$.2_k_1000_rXvLUPRVvdf_c00000 __ARM_grp..debug_macinfo$ble_l2cap.h$.2_496000_1IN1820U_Tb_R10000 __ARM_grp..debug_macinfo$ble_ibeacon.h$.2_ku0000_LVfegBrbQ84_300000 __ARM_grp..debug_macinfo$ble_hs_stop.h$.2_ww0000_uXR7mfsFNy9_300000 __ARM_grp..debug_macinfo$ble_hs_mbuf.h$.2_4w0000_pIGQzw5IsX7_300000 __ARM_grp..debug_macinfo$ble_hs_log.h$.2_sE0000_TcY3r9I9U80_300000 __ARM_grp..debug_macinfo$ble_hs_id.h$.2_Mx0000_tyNpJBFBE82_300000 __ARM_grp..debug_macinfo$ble_hs_hci.h$.2_4w0000_OaRnV0xwwk8_300000 __ARM_grp..debug_macinfo$ble_hs_adv.h$.2_sy2000_DGoEMfPePN7_y00000 __ARM_grp..debug_macinfo$ble_hs.h$.2_Jhh000_B_H79FlZeH9_j60000 __ARM_grp..debug_macinfo$ble_gatt.h$.2_Ia6000_D2y9H3fghwc_f20000 __ARM_grp..debug_macinfo$ble_gap.h$.2_0w8000_7cdocksCaP6_a30000 __ARM_grp..debug_macinfo$ble_eddystone.h$.2_YU0000_0undRG2wBW9_300000 __ARM_grp..debug_macinfo$ble_att.h$.2_Mu1000_wftmUihUrB2_300000 __ARM_grp..debug_macinfo$ble.h$.2_LZ5000_Abu5s55$aJa_P00000 __ARM_grp..debug_macinfo$base64.h$.2_sA0000_qZ0Td1Onzp4_300000 __ARM_grp..debug_macinfo$assert.h$.2_0I0000_KrZLOVu3Oh8_300000 __ARM_grp..debug_macinfo$PanSeries.h$.2_UQq100_PvSs5udcNm2_900000 __ARM_grp..debug_macinfo$FreeRTOSConfig.h$.2_r14000_zHr5zrkhjG5_h00000 __ARM_grp..debug_macinfo$FreeRTOS.h$.2_U96000_q3kwj9To4oe_z00000 __ARM_grp..debug_line$utility.h$.2_Qz0000_UBsbdfLam2f_300000 __ARM_grp..debug_line$transport_impl.h$.2_cv0000_79RpizBK4U7_300000 __ARM_grp..debug_line$transport.h$.2_Mw0000_raw9rs8G0j8_300000 __ARM_grp..debug_line$timers.h$.2_oe2000_wnO$rrMTNBb_700000 __ARM_grp..debug_line$task.h$.2_8M4000_m8$qSXJoTC3_s00000 __ARM_grp..debug_line$system_PanSeries.h$.2_Ma5000__8TRzjzRXn5_f50000 __ARM_grp..debug_line$sysinit.h$.2_Az0000_3jG$2H9w1cc_300000 __ARM_grp..debug_line$string.h$.2_8w0000_dpvmn_SkKb6_300000 __ARM_grp..debug_line$stdlib.h$.2_YU0000_FdDcyxr8Dz5_300000 __ARM_grp..debug_line$stdio.h$.2_sC7000_9ZkXMMDfgi5_T10000 __ARM_grp..debug_line$stdint.h$.2_8G1000_Y8yz6lqXnp2_300000 __ARM_grp..debug_line$stddef.h$.2_Az0000_OeoLsbxUvqc_300000 __ARM_grp..debug_line$stdbool.h$.2_Au0000_jr0apdtFqw4_300000 __ARM_grp..debug_line$soc_config.h$.2_4A0000_GfUfcwBPsFc_300000 __ARM_grp..debug_line$semphr.h$.2_g$1000_yyay7hp6G$a_700000 __ARM_grp..debug_line$sdk_config.h$.2_0G2000_07odV7k0sg2_300000 __ARM_grp..debug_line$queue.h$.2_8g5000_7i4DxmhtIV3_300000 __ARM_grp..debug_line$queue.h$.2_4p1000_zFJ1WFCaMx8_300000 __ARM_grp..debug_line$projdefs.h$.2_cm1000__BkgC_ZRmk3_300000 __ARM_grp..debug_line$portmacro.h$.2_cR1000_JvNw8oU4yb2_800000 __ARM_grp..debug_line$portable.h$.2_8D1000_kEqikt0mijf_k00000 __ARM_grp..debug_line$pan_wwdt.h$.2_Mr1000_jt_Pz5BAYP2_a00000 __ARM_grp..debug_line$pan_wdt.h$.2_4J0000_qp6XZslpTn9_300000 __ARM_grp..debug_line$pan_uart.h$.2_g1M000_03FDMevg0X5_q00000 __ARM_grp..debug_line$pan_timer.h$.2_EKL000_6hboZRTp_$d_v00000 __ARM_grp..debug_line$pan_sys_log.h$.2_UY0000_qyz3QMYnOqa_300000 __ARM_grp..debug_line$pan_sys.h$.2_oM4000_5eG_0T959c4_300000 __ARM_grp..debug_line$pan_spi.h$.2_EWL000_C5cFeo0knQ4_E00000 __ARM_grp..debug_line$pan_pwm.h$.2_MXL000_AgKnFS_UB_8_Z00000 __ARM_grp..debug_line$pan_pri_rf.h$.2_A9M000_ahqWxy1YfNa_P00000 __ARM_grp..debug_line$pan_power.h$.2_Ah1000_CnF$gSCrCk1_a00000 __ARM_grp..debug_line$pan_lp.h$.2_8yL000_w1cp4ldqEA9_h00000 __ARM_grp..debug_line$pan_i2c.h$.2_02N000_sRcSZuKs4W5_F00000 __ARM_grp..debug_line$pan_hal_wwdt.h$.2_cB1000_BPeA8RMRW_a_g00000 __ARM_grp..debug_line$pan_hal_wdt.h$.2_sD1000_2EQcW4a5kB3_e00000 __ARM_grp..debug_line$pan_hal_uart.h$.2_Arv100_NzxGKekfUS5_P00000 __ARM_grp..debug_line$pan_hal_timer.h$.2_t7w100_DhOcBHl88k3_N10000 __ARM_grp..debug_line$pan_hal_spi.h$.2_R1x100_Jy62XOIodA3_h20000 __ARM_grp..debug_line$pan_hal_pwm.h$.2_MbM000_l2sztE5came_310000 __ARM_grp..debug_line$pan_hal_i2c.h$.2_4FL000_C_k7254tHId_A00000 __ARM_grp..debug_line$pan_hal_gpio.h$.2_JOu100_2M7eFLS7sb8_r00000 __ARM_grp..debug_line$pan_hal_dmac.h$.2_$9x100_mDhaCoLkf$8_n30000 __ARM_grp..debug_line$pan_hal_def.h$.2_gt1000_uDZz$oGwdX9_e00000 __ARM_grp..debug_line$pan_hal_adc.h$.2_4F0000_6PaqsBPRH65_300000 __ARM_grp..debug_line$pan_hal.h$.2_cN0000_86JB3mwhXe8_300000 __ARM_grp..debug_line$pan_gpio.h$.2_M3M000_Bh6KnacBBW9_x00000 __ARM_grp..debug_line$pan_fmc.h$.2_42v100_I8PQDuNa$l3_B00000 __ARM_grp..debug_line$pan_efuse.h$.2_AcL000_lL$RTVtmEw5_f00000 __ARM_grp..debug_line$pan_dmac.h$.2_YvM000_EA0$jHK3eM9_b10000 __ARM_grp..debug_line$pan_clktrim.h$.2_IiL000_0SW2dp5VPra_x00000 __ARM_grp..debug_line$pan_clk.h$.2_UUN000_o44MvfxNnt9_m00000 __ARM_grp..debug_line$pan_adc.h$.2_8mz100_3yBpQ36S_0b_N60000 __ARM_grp..debug_line$os_wrapper.h$.2_oA0000_o27L5CxxtRe_300000 __ARM_grp..debug_line$os_mempool.h$.2_oP4000_Z3ddpBoNFb1_t10000 __ARM_grp..debug_line$os_mbuf.h$.2_MV4000_Entbb18NSPe_t10000 __ARM_grp..debug_line$os_error.h$.2_4y0000_YgUZXI8PFE7_300000 __ARM_grp..debug_line$os.h$.2_AB1000_GNo5_BkoHp8_700000 __ARM_grp..debug_line$npl_freertos.h$.2_0v0000_tXde$9V4Fxc_300000 __ARM_grp..debug_line$nimble_syscfg.h$.2_ga6000_ESLzEWVlbY4_300000 __ARM_grp..debug_line$nimble_opt_auto.h$.2_4p1000_sjbGk0Yu$v3_300000 __ARM_grp..debug_line$nimble_opt.h$.2_ow0000_t269YXvi3M6_300000 __ARM_grp..debug_line$nimble_npl_os.h$.2_sW3000_oQGEcW8Rt9f_X00000 __ARM_grp..debug_line$nimble_npl.h$.2_ES3000_6jXuR$1zun1_X00000 __ARM_grp..debug_line$mtd_kv_port.h$.2_QG7000_5i8wKHoXDcc_U00000 __ARM_grp..debug_line$mtb_kvstore.h$.2_Y28000_4lDfQvFwBZ9_s10000 __ARM_grp..debug_line$mpu_wrappers.h$.2_Iv0000_129_FVqGho9_300000 __ARM_grp..debug_line$monitor.h$.2_0Z4000_gyP4zSC_8he_y10000 __ARM_grp..debug_line$modlog.h$.2_YJ0000_HN5tBHq8hm7_300000 __ARM_grp..debug_line$logcfg.h$.2_IT0000_rBDuZGZS1uc_300000 __ARM_grp..debug_line$log_common.h$.2_RG3000_1HlEV4GEP4f_v00000 __ARM_grp..debug_line$log.h$.2_Eu0000_Cr6rYVb6MK1_300000 __ARM_grp..debug_line$list.h$.2_453000_aueleRUxrRd_e00000 __ARM_grp..debug_line$kv_store_api.h$.2_cu0000_GBIhmgEAQ8f_300000 __ARM_grp..debug_line$inttypes.h$.2_gM2000_p8FrOnG0_Uc_800000 __ARM_grp..debug_line$ignore.h$.2_Eb1000_1QsxlKBsBwd_300000 __ARM_grp..debug_line$hci_common.h$.2_kGe000_9uqlRrtLoqf_q90000 __ARM_grp..debug_line$event_groups.h$.2_sU1000_fLqHkeW7CO7_c00000 __ARM_grp..debug_line$endian.h$.2_E01000_qNUp16zT2xa_300000 __ARM_grp..debug_line$deprecated_definitions.h$.2_su0000_ufaAXqJJZca_300000 __ARM_grp..debug_line$core_cm0.h$.2_ggO000_wS1Hrkokh70_k10000 __ARM_grp..debug_line$cmsis_version.h$.2_0A0000_VRG$E9oAPMf_300000 __ARM_grp..debug_line$cmsis_compiler.h$.2_Qx0000_LkcGzN6taw0_300000 __ARM_grp..debug_line$cmsis_armcc.h$.2_Qa2000_iI$WZV5cdd9_R00000 __ARM_grp..debug_line$bytes.h$.2_cu0000_d1Hp55c5Q82_300000 __ARM_grp..debug_line$ble_uuid.h$.2_EF1000_733uobik_q2_a00000 __ARM_grp..debug_line$ble_store_config_priv.h$.2_mn6000_9XNaG6bsESb_N10000 __ARM_grp..debug_line$ble_store_config_conf.c$.2_S77000_zLIeUr4ESic_L10000 __ARM_grp..debug_line$ble_store_config.h$.2_kx0000_qjQIAQOJpn6_300000 __ARM_grp..debug_line$ble_store.h$.2_E43000_AmtOqQepw10_O00000 __ARM_grp..debug_line$ble_sm.h$.2_k_1000_rXvLUPRVvdf_c00000 __ARM_grp..debug_line$ble_l2cap.h$.2_496000_1IN1820U_Tb_R10000 __ARM_grp..debug_line$ble_ibeacon.h$.2_ku0000_LVfegBrbQ84_300000 __ARM_grp..debug_line$ble_hs_stop.h$.2_ww0000_uXR7mfsFNy9_300000 __ARM_grp..debug_line$ble_hs_mbuf.h$.2_4w0000_pIGQzw5IsX7_300000 __ARM_grp..debug_line$ble_hs_log.h$.2_sE0000_TcY3r9I9U80_300000 __ARM_grp..debug_line$ble_hs_id.h$.2_Mx0000_tyNpJBFBE82_300000 __ARM_grp..debug_line$ble_hs_hci.h$.2_4w0000_OaRnV0xwwk8_300000 __ARM_grp..debug_line$ble_hs_adv.h$.2_sy2000_DGoEMfPePN7_y00000 __ARM_grp..debug_line$ble_hs.h$.2_Jhh000_B_H79FlZeH9_j60000 __ARM_grp..debug_line$ble_gatt.h$.2_Ia6000_D2y9H3fghwc_f20000 __ARM_grp..debug_line$ble_gap.h$.2_0w8000_7cdocksCaP6_a30000 __ARM_grp..debug_line$ble_eddystone.h$.2_YU0000_0undRG2wBW9_300000 __ARM_grp..debug_line$ble_att.h$.2_Mu1000_wftmUihUrB2_300000 __ARM_grp..debug_line$ble.h$.2_LZ5000_Abu5s55$aJa_P00000 __ARM_grp..debug_line$base64.h$.2_sA0000_qZ0Td1Onzp4_300000 __ARM_grp..debug_line$assert.h$.2_0I0000_KrZLOVu3Oh8_300000 __ARM_grp..debug_line$PanSeries.h$.2_UQq100_PvSs5udcNm2_900000 __ARM_grp..debug_line$FreeRTOSConfig.h$.2_r14000_zHr5zrkhjG5_h00000 __ARM_grp..debug_line$FreeRTOS.h$.2_U96000_q3kwj9To4oe_z00000 __ARM_grp.utility.h.2_Qz0000_UBsbdfLam2f_300000 __ARM_grp.transport_impl.h.2_cv0000_79RpizBK4U7_300000 __ARM_grp.transport.h.2_Mw0000_raw9rs8G0j8_300000 __ARM_grp.timers.h.2_oe2000_wnO$rrMTNBb_700000 __ARM_grp.task.h.2_8M4000_m8$qSXJoTC3_s00000 __ARM_grp.system_PanSeries.h.2_Ma5000__8TRzjzRXn5_f50000 __ARM_grp.sysinit.h.2_Az0000_3jG$2H9w1cc_300000 __ARM_grp.string.h.2_8w0000_dpvmn_SkKb6_300000 __ARM_grp.stdlib.h.2_YU0000_FdDcyxr8Dz5_300000 __ARM_grp.stdio.h.2_sC7000_9ZkXMMDfgi5_T10000 __ARM_grp.stdint.h.2_8G1000_Y8yz6lqXnp2_300000 __ARM_grp.stddef.h.2_Az0000_OeoLsbxUvqc_300000 __ARM_grp.stdbool.h.2_Au0000_jr0apdtFqw4_300000 __ARM_grp.soc_config.h.2_4A0000_GfUfcwBPsFc_300000 __ARM_grp.semphr.h.2_g$1000_yyay7hp6G$a_700000 __ARM_grp.sdk_config.h.2_0G2000_07odV7k0sg2_300000 __ARM_grp.queue.h.2_8g5000_7i4DxmhtIV3_300000 __ARM_grp.queue.h.2_4p1000_zFJ1WFCaMx8_300000 __ARM_grp.projdefs.h.2_cm1000__BkgC_ZRmk3_300000 __ARM_grp.portmacro.h.2_cR1000_JvNw8oU4yb2_800000 __ARM_grp.portable.h.2_8D1000_kEqikt0mijf_k00000 __ARM_grp.pan_wwdt.h.2_Mr1000_jt_Pz5BAYP2_a00000 __ARM_grp.pan_wdt.h.2_4J0000_qp6XZslpTn9_300000 __ARM_grp.pan_uart.h.2_g1M000_03FDMevg0X5_q00000 __ARM_grp.pan_timer.h.2_EKL000_6hboZRTp_$d_v00000 __ARM_grp.pan_sys_log.h.2_UY0000_qyz3QMYnOqa_300000 __ARM_grp.pan_sys.h.2_oM4000_5eG_0T959c4_300000 __ARM_grp.pan_spi.h.2_EWL000_C5cFeo0knQ4_E00000 __ARM_grp.pan_pwm.h.2_MXL000_AgKnFS_UB_8_Z00000 __ARM_grp.pan_pri_rf.h.2_A9M000_ahqWxy1YfNa_P00000 __ARM_grp.pan_power.h.2_Ah1000_CnF$gSCrCk1_a00000 __ARM_grp.pan_lp.h.2_8yL000_w1cp4ldqEA9_h00000 __ARM_grp.pan_i2c.h.2_02N000_sRcSZuKs4W5_F00000 __ARM_grp.pan_hal_wwdt.h.2_cB1000_BPeA8RMRW_a_g00000 __ARM_grp.pan_hal_wdt.h.2_sD1000_2EQcW4a5kB3_e00000 __ARM_grp.pan_hal_uart.h.2_Arv100_NzxGKekfUS5_P00000 __ARM_grp.pan_hal_timer.h.2_t7w100_DhOcBHl88k3_N10000 __ARM_grp.pan_hal_spi.h.2_R1x100_Jy62XOIodA3_h20000 __ARM_grp.pan_hal_pwm.h.2_MbM000_l2sztE5came_310000 __ARM_grp.pan_hal_i2c.h.2_4FL000_C_k7254tHId_A00000 __ARM_grp.pan_hal_gpio.h.2_JOu100_2M7eFLS7sb8_r00000 __ARM_grp.pan_hal_dmac.h.2_$9x100_mDhaCoLkf$8_n30000 __ARM_grp.pan_hal_def.h.2_gt1000_uDZz$oGwdX9_e00000 __ARM_grp.pan_hal_adc.h.2_4F0000_6PaqsBPRH65_300000 __ARM_grp.pan_hal.h.2_cN0000_86JB3mwhXe8_300000 __ARM_grp.pan_gpio.h.2_M3M000_Bh6KnacBBW9_x00000 __ARM_grp.pan_fmc.h.2_42v100_I8PQDuNa$l3_B00000 __ARM_grp.pan_efuse.h.2_AcL000_lL$RTVtmEw5_f00000 __ARM_grp.pan_dmac.h.2_YvM000_EA0$jHK3eM9_b10000 __ARM_grp.pan_clktrim.h.2_IiL000_0SW2dp5VPra_x00000 __ARM_grp.pan_clk.h.2_UUN000_o44MvfxNnt9_m00000 __ARM_grp.pan_adc.h.2_8mz100_3yBpQ36S_0b_N60000 __ARM_grp.os_wrapper.h.2_oA0000_o27L5CxxtRe_300000 __ARM_grp.os_mempool.h.2_oP4000_Z3ddpBoNFb1_t10000 __ARM_grp.os_mbuf.h.2_MV4000_Entbb18NSPe_t10000 __ARM_grp.os_error.h.2_4y0000_YgUZXI8PFE7_300000 __ARM_grp.os.h.2_AB1000_GNo5_BkoHp8_700000 __ARM_grp.npl_freertos.h.2_0v0000_tXde$9V4Fxc_300000 __ARM_grp.nimble_syscfg.h.2_ga6000_ESLzEWVlbY4_300000 __ARM_grp.nimble_opt_auto.h.2_4p1000_sjbGk0Yu$v3_300000 __ARM_grp.nimble_opt.h.2_ow0000_t269YXvi3M6_300000 __ARM_grp.nimble_npl_os.h.2_sW3000_oQGEcW8Rt9f_X00000 __ARM_grp.nimble_npl.h.2_ES3000_6jXuR$1zun1_X00000 __ARM_grp.mtd_kv_port.h.2_QG7000_5i8wKHoXDcc_U00000 __ARM_grp.mtb_kvstore.h.2_Y28000_4lDfQvFwBZ9_s10000 __ARM_grp.mpu_wrappers.h.2_Iv0000_129_FVqGho9_300000 __ARM_grp.monitor.h.2_0Z4000_gyP4zSC_8he_y10000 __ARM_grp.modlog.h.2_YJ0000_HN5tBHq8hm7_300000 __ARM_grp.logcfg.h.2_IT0000_rBDuZGZS1uc_300000 __ARM_grp.log_common.h.2_RG3000_1HlEV4GEP4f_v00000 __ARM_grp.log.h.2_Eu0000_Cr6rYVb6MK1_300000 __ARM_grp.list.h.2_453000_aueleRUxrRd_e00000 __ARM_grp.kv_store_api.h.2_cu0000_GBIhmgEAQ8f_300000 __ARM_grp.inttypes.h.2_gM2000_p8FrOnG0_Uc_800000 __ARM_grp.ignore.h.2_Eb1000_1QsxlKBsBwd_300000 __ARM_grp.hci_common.h.2_kGe000_9uqlRrtLoqf_q90000 __ARM_grp.event_groups.h.2_sU1000_fLqHkeW7CO7_c00000 __ARM_grp.endian.h.2_E01000_qNUp16zT2xa_300000 __ARM_grp.deprecated_definitions.h.2_su0000_ufaAXqJJZca_300000 __ARM_grp.core_cm0.h.2_ggO000_wS1Hrkokh70_k10000 __ARM_grp.cmsis_version.h.2_0A0000_VRG$E9oAPMf_300000 __ARM_grp.cmsis_compiler.h.2_Qx0000_LkcGzN6taw0_300000 __ARM_grp.cmsis_armcc.h.2_Qa2000_iI$WZV5cdd9_R00000 __ARM_grp.bytes.h.2_cu0000_d1Hp55c5Q82_300000 __ARM_grp.ble_uuid.h.2_EF1000_733uobik_q2_a00000 __ARM_grp.ble_store_config_priv.h.2_mn6000_9XNaG6bsESb_N10000 __ARM_grp.ble_store_config_conf.c.2_S77000_zLIeUr4ESic_L10000 __ARM_grp.ble_store_config.h.2_kx0000_qjQIAQOJpn6_300000 __ARM_grp.ble_store.h.2_E43000_AmtOqQepw10_O00000 __ARM_grp.ble_sm.h.2_k_1000_rXvLUPRVvdf_c00000 __ARM_grp.ble_l2cap.h.2_496000_1IN1820U_Tb_R10000 __ARM_grp.ble_ibeacon.h.2_ku0000_LVfegBrbQ84_300000 __ARM_grp.ble_hs_stop.h.2_ww0000_uXR7mfsFNy9_300000 __ARM_grp.ble_hs_mbuf.h.2_4w0000_pIGQzw5IsX7_300000 __ARM_grp.ble_hs_log.h.2_sE0000_TcY3r9I9U80_300000 __ARM_grp.ble_hs_id.h.2_Mx0000_tyNpJBFBE82_300000 __ARM_grp.ble_hs_hci.h.2_4w0000_OaRnV0xwwk8_300000 __ARM_grp.ble_hs_adv.h.2_sy2000_DGoEMfPePN7_y00000 __ARM_grp.ble_hs.h.2_Jhh000_B_H79FlZeH9_j60000 __ARM_grp.ble_gatt.h.2_Ia6000_D2y9H3fghwc_f20000 __ARM_grp.ble_gap.h.2_0w8000_7cdocksCaP6_a30000 __ARM_grp.ble_eddystone.h.2_YU0000_0undRG2wBW9_300000 __ARM_grp.ble_att.h.2_Mu1000_wftmUihUrB2_300000 __ARM_grp.ble.h.2_LZ5000_Abu5s55$aJa_P00000 __ARM_grp.base64.h.2_sA0000_qZ0Td1Onzp4_300000 __ARM_grp.assert.h.2_0I0000_KrZLOVu3Oh8_300000 __ARM_grp.PanSeries.h.2_UQq100_PvSs5udcNm2_900000 __ARM_grp.FreeRTOSConfig.h.2_r14000_zHr5zrkhjG5_h00000 __ARM_grp.FreeRTOS.h.2_U96000_q3kwj9To4oe_z00000 __ARM_grp..debug_info$utility.h$.2_Qz0000_UBsbdfLam2f_300000 __ARM_grp..debug_info$transport_impl.h$.2_cv0000_79RpizBK4U7_300000 __ARM_grp..debug_info$transport.h$.2_Mw0000_raw9rs8G0j8_300000 __ARM_grp..debug_info$timers.h$.2_oe2000_wnO$rrMTNBb_700000 __ARM_grp..debug_info$task.h$.2_8M4000_m8$qSXJoTC3_s00000 __ARM_grp..debug_info$system_PanSeries.h$.2_Ma5000__8TRzjzRXn5_f50000 __ARM_grp..debug_info$sysinit.h$.2_Az0000_3jG$2H9w1cc_300000 __ARM_grp..debug_info$string.h$.2_8w0000_dpvmn_SkKb6_300000 __ARM_grp..debug_info$stdlib.h$.2_YU0000_FdDcyxr8Dz5_300000 __ARM_grp..debug_info$stdio.h$.2_sC7000_9ZkXMMDfgi5_T10000 __ARM_grp..debug_info$stdint.h$.2_8G1000_Y8yz6lqXnp2_300000 __ARM_grp..debug_info$stddef.h$.2_Az0000_OeoLsbxUvqc_300000 __ARM_grp..debug_info$stdbool.h$.2_Au0000_jr0apdtFqw4_300000 __ARM_grp..debug_info$soc_config.h$.2_4A0000_GfUfcwBPsFc_300000 __ARM_grp..debug_info$semphr.h$.2_g$1000_yyay7hp6G$a_700000 __ARM_grp..debug_info$sdk_config.h$.2_0G2000_07odV7k0sg2_300000 __ARM_grp..debug_info$queue.h$.2_8g5000_7i4DxmhtIV3_300000 __ARM_grp..debug_info$queue.h$.2_4p1000_zFJ1WFCaMx8_300000 __ARM_grp..debug_info$projdefs.h$.2_cm1000__BkgC_ZRmk3_300000 __ARM_grp..debug_info$portmacro.h$.2_cR1000_JvNw8oU4yb2_800000 __ARM_grp..debug_info$portable.h$.2_8D1000_kEqikt0mijf_k00000 __ARM_grp..debug_info$pan_wwdt.h$.2_Mr1000_jt_Pz5BAYP2_a00000 __ARM_grp..debug_info$pan_wdt.h$.2_4J0000_qp6XZslpTn9_300000 __ARM_grp..debug_info$pan_uart.h$.2_g1M000_03FDMevg0X5_q00000 __ARM_grp..debug_info$pan_timer.h$.2_EKL000_6hboZRTp_$d_v00000 __ARM_grp..debug_info$pan_sys_log.h$.2_UY0000_qyz3QMYnOqa_300000 __ARM_grp..debug_info$pan_sys.h$.2_oM4000_5eG_0T959c4_300000 __ARM_grp..debug_info$pan_spi.h$.2_EWL000_C5cFeo0knQ4_E00000 __ARM_grp..debug_info$pan_pwm.h$.2_MXL000_AgKnFS_UB_8_Z00000 __ARM_grp..debug_info$pan_pri_rf.h$.2_A9M000_ahqWxy1YfNa_P00000 __ARM_grp..debug_info$pan_power.h$.2_Ah1000_CnF$gSCrCk1_a00000 __ARM_grp..debug_info$pan_lp.h$.2_8yL000_w1cp4ldqEA9_h00000 __ARM_grp..debug_info$pan_i2c.h$.2_02N000_sRcSZuKs4W5_F00000 __ARM_grp..debug_info$pan_hal_wwdt.h$.2_cB1000_BPeA8RMRW_a_g00000 __ARM_grp..debug_info$pan_hal_wdt.h$.2_sD1000_2EQcW4a5kB3_e00000 __ARM_grp..debug_info$pan_hal_uart.h$.2_Arv100_NzxGKekfUS5_P00000 __ARM_grp..debug_info$pan_hal_timer.h$.2_t7w100_DhOcBHl88k3_N10000 __ARM_grp..debug_info$pan_hal_spi.h$.2_R1x100_Jy62XOIodA3_h20000 __ARM_grp..debug_info$pan_hal_pwm.h$.2_MbM000_l2sztE5came_310000 __ARM_grp..debug_info$pan_hal_i2c.h$.2_4FL000_C_k7254tHId_A00000 __ARM_grp..debug_info$pan_hal_gpio.h$.2_JOu100_2M7eFLS7sb8_r00000 __ARM_grp..debug_info$pan_hal_dmac.h$.2_$9x100_mDhaCoLkf$8_n30000 __ARM_grp..debug_info$pan_hal_def.h$.2_gt1000_uDZz$oGwdX9_e00000 __ARM_grp..debug_info$pan_hal_adc.h$.2_4F0000_6PaqsBPRH65_300000 __ARM_grp..debug_info$pan_hal.h$.2_cN0000_86JB3mwhXe8_300000 __ARM_grp..debug_info$pan_gpio.h$.2_M3M000_Bh6KnacBBW9_x00000 __ARM_grp..debug_info$pan_fmc.h$.2_42v100_I8PQDuNa$l3_B00000 __ARM_grp..debug_info$pan_efuse.h$.2_AcL000_lL$RTVtmEw5_f00000 __ARM_grp..debug_info$pan_dmac.h$.2_YvM000_EA0$jHK3eM9_b10000 __ARM_grp..debug_info$pan_clktrim.h$.2_IiL000_0SW2dp5VPra_x00000 __ARM_grp..debug_info$pan_clk.h$.2_UUN000_o44MvfxNnt9_m00000 __ARM_grp..debug_info$pan_adc.h$.2_8mz100_3yBpQ36S_0b_N60000 __ARM_grp..debug_info$os_wrapper.h$.2_oA0000_o27L5CxxtRe_300000 __ARM_grp..debug_info$os_mempool.h$.2_oP4000_Z3ddpBoNFb1_t10000 __ARM_grp..debug_info$os_mbuf.h$.2_MV4000_Entbb18NSPe_t10000 __ARM_grp..debug_info$os_error.h$.2_4y0000_YgUZXI8PFE7_300000 __ARM_grp..debug_info$os.h$.2_AB1000_GNo5_BkoHp8_700000 __ARM_grp..debug_info$npl_freertos.h$.2_0v0000_tXde$9V4Fxc_300000 __ARM_grp..debug_info$nimble_syscfg.h$.2_ga6000_ESLzEWVlbY4_300000 __ARM_grp..debug_info$nimble_opt_auto.h$.2_4p1000_sjbGk0Yu$v3_300000 __ARM_grp..debug_info$nimble_opt.h$.2_ow0000_t269YXvi3M6_300000 __ARM_grp..debug_info$nimble_npl_os.h$.2_sW3000_oQGEcW8Rt9f_X00000 __ARM_grp..debug_info$nimble_npl.h$.2_ES3000_6jXuR$1zun1_X00000 __ARM_grp..debug_info$mtd_kv_port.h$.2_QG7000_5i8wKHoXDcc_U00000 __ARM_grp..debug_info$mtb_kvstore.h$.2_Y28000_4lDfQvFwBZ9_s10000 __ARM_grp..debug_info$mpu_wrappers.h$.2_Iv0000_129_FVqGho9_300000 __ARM_grp..debug_info$monitor.h$.2_0Z4000_gyP4zSC_8he_y10000 __ARM_grp..debug_info$modlog.h$.2_YJ0000_HN5tBHq8hm7_300000 __ARM_grp..debug_info$logcfg.h$.2_IT0000_rBDuZGZS1uc_300000 __ARM_grp..debug_info$log_common.h$.2_RG3000_1HlEV4GEP4f_v00000 __ARM_grp..debug_info$log.h$.2_Eu0000_Cr6rYVb6MK1_300000 __ARM_grp..debug_info$list.h$.2_453000_aueleRUxrRd_e00000 __ARM_grp..debug_info$kv_store_api.h$.2_cu0000_GBIhmgEAQ8f_300000 __ARM_grp..debug_info$inttypes.h$.2_gM2000_p8FrOnG0_Uc_800000 __ARM_grp..debug_info$ignore.h$.2_Eb1000_1QsxlKBsBwd_300000 __ARM_grp..debug_info$hci_common.h$.2_kGe000_9uqlRrtLoqf_q90000 __ARM_grp..debug_info$event_groups.h$.2_sU1000_fLqHkeW7CO7_c00000 __ARM_grp..debug_info$endian.h$.2_E01000_qNUp16zT2xa_300000 __ARM_grp..debug_info$deprecated_definitions.h$.2_su0000_ufaAXqJJZca_300000 __ARM_grp..debug_info$core_cm0.h$.2_ggO000_wS1Hrkokh70_k10000 __ARM_grp..debug_info$cmsis_version.h$.2_0A0000_VRG$E9oAPMf_300000 __ARM_grp..debug_info$cmsis_compiler.h$.2_Qx0000_LkcGzN6taw0_300000 __ARM_grp..debug_info$cmsis_armcc.h$.2_Qa2000_iI$WZV5cdd9_R00000 __ARM_grp..debug_info$bytes.h$.2_cu0000_d1Hp55c5Q82_300000 __ARM_grp..debug_info$ble_uuid.h$.2_EF1000_733uobik_q2_a00000 __ARM_grp..debug_info$ble_store_config_priv.h$.2_mn6000_9XNaG6bsESb_N10000 __ARM_grp..debug_info$ble_store_config_conf.c$.2_S77000_zLIeUr4ESic_L10000 __ARM_grp..debug_info$ble_store_config.h$.2_kx0000_qjQIAQOJpn6_300000 __ARM_grp..debug_info$ble_store.h$.2_E43000_AmtOqQepw10_O00000 __ARM_grp..debug_info$ble_sm.h$.2_k_1000_rXvLUPRVvdf_c00000 __ARM_grp..debug_info$ble_l2cap.h$.2_496000_1IN1820U_Tb_R10000 __ARM_grp..debug_info$ble_ibeacon.h$.2_ku0000_LVfegBrbQ84_300000 __ARM_grp..debug_info$ble_hs_stop.h$.2_ww0000_uXR7mfsFNy9_300000 __ARM_grp..debug_info$ble_hs_mbuf.h$.2_4w0000_pIGQzw5IsX7_300000 __ARM_grp..debug_info$ble_hs_log.h$.2_sE0000_TcY3r9I9U80_300000 __ARM_grp..debug_info$ble_hs_id.h$.2_Mx0000_tyNpJBFBE82_300000 __ARM_grp..debug_info$ble_hs_hci.h$.2_4w0000_OaRnV0xwwk8_300000 __ARM_grp..debug_info$ble_hs_adv.h$.2_sy2000_DGoEMfPePN7_y00000 __ARM_grp..debug_info$ble_hs.h$.2_Jhh000_B_H79FlZeH9_j60000 __ARM_grp..debug_info$ble_gatt.h$.2_Ia6000_D2y9H3fghwc_f20000 __ARM_grp..debug_info$ble_gap.h$.2_0w8000_7cdocksCaP6_a30000 __ARM_grp..debug_info$ble_eddystone.h$.2_YU0000_0undRG2wBW9_300000 __ARM_grp..debug_info$ble_att.h$.2_Mu1000_wftmUihUrB2_300000 __ARM_grp..debug_info$ble.h$.2_LZ5000_Abu5s55$aJa_P00000 __ARM_grp..debug_info$base64.h$.2_sA0000_qZ0Td1Onzp4_300000 __ARM_grp..debug_info$assert.h$.2_0I0000_KrZLOVu3Oh8_300000 __ARM_grp..debug_info$PanSeries.h$.2_UQq100_PvSs5udcNm2_900000 __ARM_grp..debug_info$FreeRTOSConfig.h$.2_r14000_zHr5zrkhjG5_h00000 __ARM_grp..debug_info$FreeRTOS.h$.2_U96000_q3kwj9To4oe_z00000 __ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000 __asm___23_ble_store_config_conf_c_ebc623da____REVSH __asm___23_ble_store_config_conf_c_ebc623da____REV16 __ARM_asm.debug_abbrev.1 __ARM_grp_.debug_pubnames$52 __ARM_grp_.debug_pubnames$38 __ARM_grp_.debug_pubnames$31 __ARM_grp_.debug_pubnames$24 __ARM_grp_.debug_pubnames$17 __ARM_grp_.debug_pubnames$10 __ARM_grp_.debug_macinfo$4 __ARM_grp_.debug_loc$54 __ARM_grp_.debug_loc$47 __ARM_grp_.debug_loc$40 __ARM_grp_.debug_loc$33 __ARM_grp_.debug_loc$26 __ARM_grp_.debug_loc$19 __ARM_grp_.debug_loc$12 __ARM_grp_.debug_line$50 __ARM_grp_.debug_line$43 __ARM_grp_.debug_line$36 __ARM_grp_.debug_line$29 __ARM_grp_.debug_line$22 __ARM_grp_.debug_line$15 __ARM_grp_.debug_line$8 __ARM_grp_.debug_line$1 __ARM_grp_.debug_info$51 __ARM_grp_.debug_info$44 __ARM_grp_.debug_info$37 __ARM_grp_.debug_info$30 __ARM_grp_.debug_info$23 __ARM_grp_.debug_info$16 __ARM_grp_.debug_info$9 __ARM_grp_.debug_info$2 __ARM_grp_.debug_frame$55 __ARM_grp_.debug_frame$48 __ARM_grp_.debug_frame$41 __ARM_grp_.debug_frame$34 __ARM_grp_.debug_frame$27 __ARM_grp_.debug_frame$20 __ARM_grp_.debug_frame$13 i.ble_store_init_database i.ble_store_config_persist_peer_secs i.ble_store_config_persist_our_secs i.ble_store_config_persist_cccds i.ble_store_config_conf_save_all i.ble_store_config_conf_load BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$~SHL$OTIME$EBA8$REQ8$PRES8$EABIv2 i.ble_store_config_conf_init BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$~SHL$OSPACE$EBA8$PRES8$EABIv2 ..\..\..\..\host\nimble\nimble\host\store\config\src\ble_store_config_conf.c .revsh_text .rev16_text ..\\..\\..\\..\\host\\nimble\\nimble\\host\\store\\config\\src\\ble_store_config_conf.c $d.realdata $d $t AM aeabi Cortex-M0 C2.09 ARM
|
k 4 _ 8 F < % D Ô Û X ³ è l \ P L p \ P L T ; è D ; , D ; p P ; À P ;
|
X ; h
|
X ; À
|
X ; D ; \ D \ \ ¤ Ä \ h ´ \ \ , \ < ì \ ( \ D L L p L x L x L ü ü L ø ü L ô ø L ì L x! T " p T x" < T ´" T P# T ì# T $ T ¨$ E È$ ¨ ' p* 1 ' ¡* 5 ' Ö* 8 ' + 9 ' G+ 5 ' |+ 1 , °+ þ P ¸+ ë Ø+ þ E è+ À L ¨= D \ ì= Ô ¸ À> þ E Ð> Ü L ¬? h \ @ Ø ì@ þ ó E ü@ - L n h \ o Ü S ào þ # E ðo L x T \ Üx " è{ þ ä E ø{ d L \ ` \ ¼ ì ó ¨ þ & E ¸ L @ T \ ¬ Ä @ þ Ä E P L d T \ ¸ D þ ' E T L à \ x ø d p þ ! E d L ä T \ 8 5 È þ " E Ø ° L l \ ô ü þ $ E H L X \ \ ´ ¼ ' p p Ø à þ % E ð | L l l \ Ø È ¢ þ Ý E ° ¬ L \ | \ Ø n ä þ Û E ô L ¦ x \ § 7 ¬ þ Ü E ¬ $ L 4¬ ¼ \ 𬠮 þ Þ E ® L (Ã Ì \ ôà ô Í èÌ þ ( E üÌ P L LÐ ¼ \ Ñ ' â $ Äâ þ E Ôâ L dæ ´ \ ç i $è þ E 4è ," L `
|
t \ Ô
|
4 9 þ û E x L ! t \ " % þ ú E $% L 0- t \ ¤- ð ' 6 8 Ù Ì6 þ ÿ E à6 à L À: t \ 4; ` ' = ¨ ´= þ ý E Ä= P L F x \ F w ¤M þ E ´M Ô L Q ¨ \ 0R ¤ G ÔZ þ E äZ @ L $[ t \ [ ì i þ E i L ¬i x \ $j Ü æ z þ E z ` L p t \ ä ´ h þ E x 0 L ¨ x \ $ þ E 4 L Ð t \ D | T À§ þ E Ч L è§ t \ \¨ # ä¬ þ E ô¬ 8 L , x \ ¤ ô ô ± þ E ¨± @ L è´ t \ \µ Ì Â (· þ þ E 8· L з x \ H¸ ° ø¹ þ à E º ôº L üt ð \ ìw Ô ] À þ E Ð L Ð Ô \ ¤ h ) ¥ þ ü E ¥ L 4¥ x \ ¬¥ 8 ÷ ä© þ E ô© L ª \ ª à ¬ þ E (¬ ( L P¬ \ \ L ¨° þ E ¼° ¼ L x± \ ² ' · - Y 4· þ
|
E H· L È· \ T¸ x
|
' Ì ( $ ô þ E à L à \ Ä ' Ç ç ð È þ E È L É \ ¤É ' ÀÍ % ¼ èÍ þ E øÍ L Î \ Î ÀÓ þ E ÐÓ L ìÓ \ xÔ Ü S TÖ þ E dÖ L Ö \ × ´ ÄØ þ E ÔØ ¼ L Ù \ Ú é Ü þ E °Ü L 8Ý \ ÄÝ < ' â ) µ ,â þ E <â L Xâ \ äâ P
4æ þ E Dæ L Lç X \ ¤è è N ê þ  E ê L ¤ò ð \ ó ' ô 7 Ôô þ E äô L ü P \ Pü Þ `ý þ ß E pý $ L ý ` \ ôý ð ¬ äþ þ E ôþ ¤ L \ X w x þ ì E \ L ä T \ 8 è F þ E 0 L L | ¼ \ 8 Ì þ Á E Ü ° L ( Ð \ \) T è °. þ æ E À. 4 L ô9 L \ @: $ » d< þ ) E t< ä L XO X \ °O ô ¤T þ E ´T X L \ X \ d\ @ ^ ¤] þ E ´] È L |e X \ Ôe ü / Ðf þ * E àf ð L Ðn X \ (o l ú
|
p þ ô E ¤p L Àp p \ 0q Ä
|
4r þ ð E Dr L är x \ \t
|
ü} þ ï E ~ ( L 4~ ü \ 0 L b
|
| þ à E 4 L À
\ T ô 4
|
H þ E X X& L ° ` \ ® ô
|
¯ þ õ E ¯ ü L ± h \ x² Ø x³ þ ö E ³ L ³ l \ ´ Ø ¨ äµ þ ÷ E ôµ L ¹ l \ l¹ t u ༠þ ø E ð¼ 0 L ¾ ° \ о L G  þ Ú E , L @ t \ ´Â Ø Ã þ ù E à L Ä Ì \ èÄ Ü ä ÄÅ þ - E ÔÅ L pÆ \ Ç Ø ¸ èÇ þ Æ E üÇ H L DÔ ü \ @Õ
|
' \ß 3 ß þ , E ß $ L Äß p \ 4à Q 4á þ ë E Dá h L ¬á \ Dâ H ä þ + E ä $ L Àä ¤ \ då ü ì `æ þ â E pæ \F L Ì, à \ ¬- J ¼ ,x þ Ç E <x ì L ( \ È ô ¼ þ È E Ì 8 L
\
ø W þ Ë E ¨ Ä L l \ ' ! & ° þ Ù E À ¬ L l \ 4 ó @ þ Ì E P À L ¨ \ ¸ ° à h¢ þ É E x¢ è L `® à \ @¯ X» þ Ê E h» ° L À ¸ \ ÐÀ d ` 4È þ Î E DÈ L dÈ Ì \ 0É ô - $Ê þ Í E 4Ê L PÊ \ èÊ ø þ àË þ ã E ðË ¼ L ¬Ñ h \ Ò ü Ë Ó þ è E $Ó ð L Ø ´ \ ÈØ ¨ ' pÚ ! Ú þ ç E ¤Ú L ¸Ú ` \ Û p 4Ü þ ê E DÜ ´ L øÝ ¼ \ ´Þ ø A ¬ß þ é E ¼ß L Ðâ \ dã ø \ä þ Ï E lä ø L då È \ ,æ ø Ú $ç þ Ð E 4ç L Pç \ èç ø ¦ àè þ Ñ E ðè L é d \ lé r ðê þ Ò E ë L ë d \ |ë ø : tì þ ò E ì H L Ìó \ Xô ø Põ þ ñ E `õ L |õ ¤ \ ö ô Õ ÷ þ Ó E $÷ Ô L øÿ \ d ¦ ü þ Ô E ` L l
|
¸ \ $ È t ì þ Õ E ü ° L ¬ Ì \ x 4 E ¬ þ Å E ¼ ` L \ ¸ 8 þ á E H L P ` \ ° , Ü Ü þ î E ì T L @" ä \ $# $ ¨ H3 þ í E X3 Ü L 47 \ Ô7 À s < þ å E ¤< L À< d \ $= è : > þ Ö E > L <> ° \ ì> ü ü? þ Ø E @ $ L 4@ t \ ¨@ ô ' B Î ¾ lC þ × E C L E t \ G 8 ' ¸J . èJ þ S ðJ ¤ t P k P c \ ð" ¥ P B þ ! ¨ þ ü À À þ × P þ ¯ Ð P þ P þ h p þ X x 0 þ
|
H ¨ þ X ° 0 þ H à þ 7 è þ 7 ø þ 7 þ 7 þ 7 ( þ 7 8 þ 7 H þ 7 X þ 7 h þ X x þ X P þ X à H þ X (
ð þ X ð þ X ¨ þ X ° @ þ X ð P þ H @ þ H H þ ! H P þ " H X þ # H ` þ $ H h þ % H p þ & # x þ / # þ 0 # þ 1 # þ 2 # þ 3 # þ 4 X ¨ þ : X À þ > X Ø þ B X ð þ F X ( þ J X 0 þ N X H þ R X ` þ V X x þ Z X þ ^ X ¨ þ b # È þ c X Ð þ g X è þ k X þ o X þ s X ¨ X þ w X þ { # þ | X ( þ X @ þ X X h þ X À X þ # þ X H þ # h þ X p þ X À þ X @ ø þ X 8 þ ¢ X À þ ¦ X À ° þ ª X p þ ® X þ ² X ( 8 þ ¶ X ` @ þ º X 0 þ ¾ X Ð 0 þ  X P þ Æ X P À þ Ê X 8 þ Î X H X þ Ò X þ Ö # À þ × X È þ Û # H¡ þ Ü X P¡ ¨ þ à # ø¡ þ á X ¢ ¨ þ å # ¨¢ þ æ X °¢ þ ê X 0£ @ þ î X p£ 0 þ ò X £ 0 þ ö X У È þ ú # ¤ þ û X ¤ þ ÿ X ¸¤ þ X Ф ( þ # ø¤ þ X ¥ þ X ¥ þ X 0¥ ( þ X X¥ þ X p¥ p þ X ॠ¨ þ X ¦ 0 þ $ X ¸¦ þ ( X @§ þ , X X§ þ 0 X x§ þ 4 X § þ 8 X °§ @ þ < X ð¨ ( þ @ X © þ D X 0© þ H X H© þ L X h© þ P X © þ T X ª ` þ X X xª þ \ X ª þ ` X ¨ª þ d X Àª ° þ h # p« þ i X x« þ m X « ( þ q X ¸« þ u X Ы ¸ þ y X ¾ þ } X ¾ þ X ¸¾ X þ
# ¿ þ X ¿ 8 þ X P¿ À þ X À ¸ þ X È X þ X Ä þ X 8Ä þ X PÄ þ ¢ X hÄ H þ ¦ # °Ä þ § X ¸Ä þ « X ÐÄ þ ¯ X èÄ þ ³ X Å þ · X Å þ » X 0Å þ ¿ X HÅ þ à X `Å þ Ç X xÅ þ Ë X Å À þ Ï X PÆ H þ Ó X Æ È þ × X `Ç þ Û X xÇ þ ß X Ç h þ ã X È þ ç X É þ ë X É þ ï X 8É 0 þ ó # hÉ þ ô X pÉ ( þ ø # É þ ù É w á t p %U g
|
