ELF ( ôN 4 ( D µ$ Fÿ÷þÿ Fÿ÷þÿ ½ µ ÿ÷þÿ ½ ÿI hH`pG ÿH h hpG !@ÿH hBh
|
CB`pG !@ÿH hBhCB`pG !@ÿH hBhJ@B`pG ÿI h hÁ@ @pGÀF )Ð )Ñ!@ÿHh
|
C à!@ÿH hCh * Ð C
|
à!@ÿHhC`ÿH hAapGCC`apGÀF @ ðµ) ØÀFyD yI D!@ÿKhYcÙbà!@ÿKhcÙb à!@ÿKhYcà!@ÿKhcb ÿIËÚ`h *)ÑJh *Ô#FCÿKåXöÿ'·@½C'·@/CçP #@"@ÿK`ÿK`àÛÿ%@$@<"CÿJ¦X®C%@5C¥P"@hbhC`ð½ÀF í à ä àâ à á à µ!
|
F@ÿHhZbhC` нCh +ûÔ "@ F@ÿK `¿óO¿óo@h (îÔ@@ÿH`½ÀF á àâ à ðµ°ÿHF 6 hk $à6 d , Ð%¥@=B÷Ð1h )ôÐ FGÿH h
cîç°ð½ P Component: ARM Compiler 6.14 Tool: armclang [5db06c00] ../../../../../drivers\mk_gpio.c D:\project chen\UWB Double Line\new\SDKs\SDK_V0.6.2\mk8000 sdk\sdk_v0.6.2_r4\boards\mk8000_evk\uwb_examples\uwb_simple_example_ss_twr_Tag\keil gpio_handle base DATA unsigned int uint32_t DATAOUT RESERVED0 __ARRAY_SIZE_TYPE__ OUTENSET OUTENCLR RESERVED1 INTENSET INTENCLR INTTYPESET INTTYPECLR INTPOLSET INTPOLCLR INTSTATUS GPIO_TypeDef irq int Reset_IRQn NonMaskableInt_IRQn HardFault_IRQn SVCall_IRQn PendSV_IRQn SysTick_IRQn BOD_IRQn ACMP0_IRQn ACMP1_IRQn SLEEP_TIMER_IRQn MAC_IRQn PHY_IRQn DMA_IRQn GPIO_IRQn AES_IRQn ADC_IRQn TRNG_IRQn FLASH_CTRL_IRQn LSP_IRQn WDT_IRQn RTC_ALARM_IRQn RTC_TICK_IRQn PWM_IRQn TIMER0_IRQn TIMER1_IRQn TIMER2_IRQn TIMER3_IRQn I2C0_IRQn SPI0_IRQn SPI1_IRQn UART0_IRQn UART1_IRQn CALIB_IRQn RCO32K_CAL_IRQn WAKEUP_IRQn PHY_TIMER_IRQn IRQn IRQn_Type irq_mask irq_handler IO_PIN_0 IO_PIN_1 IO_PIN_2 IO_PIN_3 IO_PIN_4 IO_PIN_5 IO_PIN_6 IO_PIN_7 IO_PIN_8 IO_PIN_9 IO_PIN_10 IO_PIN_11 IO_PIN_12 IO_PIN_13 IO_PIN_14 IO_PIN_15 IO_PIN_16 IO_PIN_17 IO_PIN_MAX IO_PIN_T GPIO_IRQ_HANDLER_T GPIO_HANDLE_T CLOCK_GPIO CLOCK_SPI0 CLOCK_SPI1 CLOCK_LSP CLOCK_DMA CLOCK_MAC CLOCK_UART0 CLOCK_UART1 CLOCK_I2C CLOCK_EFUSE CLOCK_TIMER0 CLOCK_TIMER1 CLOCK_TIMER2 CLOCK_TIMER3 CLOCK_WDT CLOCK_RTC CLOCK_PWM CLOCK_ADC CLOCK_TRNG CLOCK_FLASH_CTRL CLOCK_AES CLOCK_CALIB CLOCK_RX CLOCK_TX CLOCK_PHY_TIMER CLOCK_GATE_T RESET_MODULE_GPIO RESET_MODULE_SPI0 RESET_MODULE_SPI1 RESET_MODULE_LSP RESET_MODULE_DMA RESET_MODULE_MAC RESET_MODULE_UART0 RESET_MODULE_UART1 RESET_MODULE_I2C RESET_MODULE_EFUSE RESET_MODULE_TIMER0 RESET_MODULE_TIMER1 RESET_MODULE_DUAL_TIMER RESET_MODULE_WDT RESET_MODULE_RTC RESET_MODULE_PWM RESET_MODULE_ADC RESET_MODULE_TRNG RESET_MODULE_FLASH_CTRL RESET_MODULE_AES RESET_MODULE_CALIB RESET_MODULE_DPRX RESET_MODULE_DPTX RESET_MODULE_SYSREG RESET_MODULE_REBOOT RESET_MODULE_LOCKUP_EN RESET_MODULE_T GPIO_DIR_IN GPIO_DIR_OUT GPIO_FLOATING GPIO_DIR_T GPIO_IRQ_TYPE_LOW_LEVEL GPIO_IRQ_TYPE_HIGH_LEVEL GPIO_IRQ_TYPE_FALLING_EDGE GPIO_IRQ_TYPE_RISING_EDGE GPIO_IRQ_TYPE_T IRQ_PRIORITY_REALTIME IRQ_PRIORITY_HIGH IRQ_PRIORITY_NORMAL IRQ_PRIORITY_LOW IRQ_PRIORITY_LEVEL_T LOT_ID_0 LOT_ID_1 LOT_WAF_AXIS CHIP_ID DEV_ADDR_LSB DEV_ADDR_MSB SYSTEM_STATUS SYS_RMU SYS_CMU CLK_DIV SYS_CTRL PMU_CTRL0 PMU_CTRL1 PIN_MUX_0 PIN_MUX_1 PIN_MUX_2 WAKEUP_EN WAKEUP_POL XTAL_CFG XTAL32_CFG CAP_DIV_CFG ACMP_CFG BOD_BOR RESET_CAUSE MEM_CFG SYS_TICK_CTRL SHELF_KEY MEM_PG_CTRL IO_OD IO_DRV IO_EI IO_PDN IO_PUP IO_SLP_OE IO_SLP_OUT IO_SLP_AEN IO_SLP_EI IO_SLP_PDN IO_SLP_PUP RESERVED2 IVREF_ULP REG_DIG IVREF_CP BUCK XTAL_0 XTAL_1 XTAL32 RCO RO REFPLL EFUSE_LDO CLK_STATUS DUM_AO_HI DUM_AO_LO RESERVED3 TRIM0_RD_REG TRIM1_RD_REG TRIM2_RD_REG TRIM3_RD_REG SYSCON_TypeDef int32_t ISER ICER ISPR ICPR RESERVED4 IP NVIC_Type CPUID ICSR AIRCR SCR CCR SHP SHCSR SCB_Type __NVIC_SetPriority priority __NVIC_ClearPendingIRQ __NVIC_EnableIRQ __NVIC_DisableIRQ gpio_open gpio_close gpio_write gpio_read gpio_pin_set gpio_pin_clr gpio_pin_toggle gpio_pin_get_val unsigned char uint8_t gpio_pin_set_dir gpio_enable_irq gpio_disable_irq GPIO_IRQHandler value pin dir out_val irq_type int_stat i ÿÿÿÿ P ÿÿÿÿ P ÿÿÿÿ P ÿÿÿÿ P ÿÿÿÿ
|
P ÿÿÿÿ P P& , P ÿÿÿÿ
|
Q Q& ( Q ÿÿÿÿ R . R: B R ÿÿÿÿ P ° P ÿÿÿÿ Q Q" $ Q0 2 Q< > Q ÿÿÿÿ R R R ÿÿÿÿ X ª 2 ÿÿÿÿ X ~ R R ÿÿÿÿ z ~ R ÿÿÿÿ
|
P ÿÿÿÿ " S ÿÿÿÿ 4 : P ÿÿÿÿ 8 W ÿÿÿÿ 0 4 T %U 4 I: ;
|
I ! I7 : ; I: ; 8 & I I I: ;
|
: ; I: ;8 5 I I: ; $ > $ > I : ; ( ' I ( : ; I: ;8 . @
|
: ; ' I? .@
|
: ; ' ? : ; I .@
|
: ; ' I? .: ;' : ;I 1UX Y W 1 1X Y W 1 !4 : ; I " } 7 6 C i T. | 0 p 1 K 2 l 3 [
|
<L A N F O ] P F Q F R ] S F T F U$ F V( F W, F X0 F Y4 F Z8 F K V @ K i u êe ¼ q r s { ~
|
x i K V 5
|
V 5
|
V A
|
V ; V C V É Õ f( A * A + A , A - F . F / F 0 F 1 F 2 F 3$ F 4( F 5, F 60 F 74 F 88 F 9< F :@ F ;D F <H F =L F >P F ?T F @X F A\ F B` F Cd F Dh F El Fp F G F H F I F J K F L F M F N$ F O( F P, Q0 R< F S F T F U F V F W F X F Y F Z F [ F \$ F ]( A ^, A _0 A `4 + a8 A b A c A d A e K i $ F i K i 1 K i 2 e :G S F : â < î = â > î ? â @ î A â B î C ú D E F i K i K i @ F i # `
|
( U A W F X K Y F Z F [ F \ K ] ^ F _$ F i ] ?e ] Ge ] N NK ] SK ] X X ] ]6 ] ] bQ b ] gn l g L ] l l ¸ l[ é ln Ü Üu ÜK Ê Êu o ou Ð ] @ z x ã
|
È í
|
ù
|
z ¡ î ¢ ' u P ] © © Ä 2 ¯ $ Î 4 @ ° ? < ] ´!Z ¶K " 4 !u ¸ y > X z ª L Ð P < Component: ARM Compiler 6.14 Tool: armclang [5db06c00] A@ aeabi 6 C2.09 cortex-m0 M " & ARM ÿÿÿÿ | B B L Ð B
P B < B
BQ û d:\Keil_v5\ARM\ARMCLANG\Bin\..\include ./include/devices/MK800X/Include ../../../../../drivers ./include/CMSIS/Include stdint.h MK800X.h mk_gpio.c mk_io.h mk_gpio.h mk_clock.h mk_reset.h mk_common.h core_cm0.h ?
|
Lg Ç
|
Lg Î
|
"J/¯. Ó
|
!J.«. Ø G
|
/3.9JA."./¥. Ý I
|
/3.9JA."./ . â G
|
/3.9JA."./. ç
|
$J*.Jf ì
|
ð .Jf õ J fJ ÿ~Jü~.'ý J5ü~J
|
/ø~f2Ö .,J-/ô~J2. .,J-/ð~J2. .,Jí~J2. .,J é~..%f0 .)L ¾.¢zJ5à.,fS.PfE.DKf- .:nJ%JJ¥.//Sð .Pf5J,E.DKf- .z.$¤.0#. ,iÙ~J ©)
|
KJ#J / g3(+ è.ézJ:.%.f/K-|J .:L%.Jä{.Î~J ´(
|
K.Ê~.!¸J0..È~J º.$.(J .L K,JMÀ~J ñÿ 4 Ñ 4 b 4 Á 4 Y 4 ´ 4 § 4 4 4 P 4 4 } 4 k 4 H 4 Z 4 C 4 : 4 D 4 ' 4 4 4 @ 4 4 4 4 : 4 4 4 û
|
4 * 4 ñ
|
4 î
|
4 ä
|
4 ß
|
4 4 Ú
|
4 Õ
|
4 Ð
|
4 È
|
4 ¹
|
4 ¬
|
4
|
4
|
4
|
4 4 {
|
4 q
|
4 g
|
4 \
|
4 R
|
4 ø 4 K
|
4 H
|
4 D
|
4 ð 4 4 7 4 X 4 ç 4 ó 4 ø 4 ý 4
|
4 4 4 % 4 9 4 B 4 K 4 U 4 ^ 4 g 4 r 4 } 4 4 4 4 ¨ 4 ¬ 4 ° 4 » 4 Ï 4 Þ 4 ê 4 ö 4 4 4 4 " 4 3 4 < 4 E 4 N 4 X 4 a 4 j 4 t 4 4 4 4 ¥ 4 ³ 4 ¼ 4 È 4 Ô 4 à 4 ì 4 ö 4 4
|
4 4 4 + 4 ; 4 G 4 V 4 [ 4 e 4 n 4 z 4 4 4 4 4 § 4 ° 4 ¹ 4 Â 4 Ë 4 Ô 4 Þ 4 è 4 ò 4 ü 4 4 4 4 $ 4 / 4 8 4 K 4 Y 4 d 4 o 4 z 4 4 4 4 ¤ 4 ° 4 º 4 Æ 4 Ó 4 à 4 í 4 ú 4 4 =
|
4 4 " 4 - 4 > 4 H 4 T 4 ] 4 f 4 v 4 4 4 § 4 ¹ 4 Ê 4 Û 4 ì 4 ÿ 4 4 # 4 6 4 J 4 ^ 4 v 4 4 4 © 4 º 4 Ì 4 ä 4 õ 4 4 4 , 4 @ 4 T 4 k 4 z 4 4 4 ¡ 4 ¬ 4 Ä 4 Ý 4 ø 4 4 " 4 8 4 J 4 ^ 4 o 4 4 4 4 £ 4 « 4 ¸ 4 Å 4 Ó 4 Û 4 ã 4 ë 4 ô 4 þ 4 4 4 4 & 4 0 4 ; 4 D 4 O 4 [ 4 d 4 l 4 x 4 4 4 4 ¤ 4 ª 4 ± 4 · 4 ¾ 4 Å 4 Ï 4 Ú 4 å 4 ï 4 ú 4
|
4
|
4
|
4 !
|
4 *
|
4 /
|
4 6
|
4 â 4 l Ñ D # » ' ¥ ¼ ' f D + 8 / × Á « r 3 é # Æ ' ° ' 9 û + - / ï Ì ¶ í D + X H + L + ß 8 / Ò Å ¸ « D # K H # w ¼ ' > À ' Ä ' ô È ' Ü Ì ' # T 3 # ' + / 3 5 7 : ? A ) < / / = ¦ h P + § Ð ' ï ® ( I ê L # r r Ò
|
?
|
K *+
|
> *, 7 *- 7 *. 7 */ 7 *0 ! 7 *1 " 7 *2 $ # * $ 2 # D 7 *3 % & % 4 % @ % J % b ' ( ) & ¼ 7 *4 & < D 7 *5 , 8 7 *6 - / : 0 U 1 p 2 3 ¼ 3 í 3 4 D 4 4 ± 4 Ì 4 ò 4 5 ( 5 C 5 ^ 6 y 6 9 9 : < ; " : ' < 3 7 D L = X O d w p x N > ¥ A ² B ¿ D Ì E Ù F æ G ó H I J K ' L 4 M P @ W ? j C z v
u Q R S T ¥ U « V ± W · X ½ Y Ã Z É [ Ï \ Õ ] Û ^ á _ ç ` í a ó b ù c ÿ d e f g h i # j ) k / l 5 m ; n A o G p M q S r Y s _ t f P } y £ z © { ¯ | µ } » ~ Á Ç Í Ó Ù ß å
ë ñ ÷ ý ¨ " ( . 4 : @ F L R X ^ d j p v | ¡ ¢ £ ¤ ¥ ¦ ¦ ¬ § · Ã ¿ © Å ª Ë « Ñ ¬ × Ý ® ã ¯ é ° ï ± õ ² û ³ ´ µ ¶ · ¸ ¹ % º + » 1 ¼ 7 ½ = ¾ C ¿ I À O Á U Â ` Ç h Ä n Å t Æ Ì È É Ê Ë ¤ Ñ ¬ Í ² Î ¸ Ï ¾ Ð Î ) Ü Ò é Ó ö Ô Õ Ö × * Ø 7 Ù D Ú Q Û ^ Ü k Ý x Þ
ß à á ¬ â ¹ ã Æ ä Ó å à æ í ç ú è é ê ! ë . ì ; í H B U î c ï q ð ñ ò ó © ô · õ Å ö Ó ÷ á ø ï ù ý ú û ü ' ý 5 þ C ÿ Q _ 7 m 6 { 5 3 2 ¥ 1 ³ 0 Á / Ï - Ý , ë + ù * < ( L Z ' g B t & F % ù ª # ¸ / Æ " Ô ! ) 6 C B P ] j w F « + ¯ + µ Â , Æ , Ì Ù - Ý - ã
|
ì 8 ð ü .
|
.
|
|
/
|
/
|
&
|
8 *
|
6
|
0 :
|
0 @
|
I
|
8 M
|
Y
|
1 ]
|
1 c
|
l
|
8 p
|
|
|
2
|
2
|
|
8
|
£
|
3 §
|
3
|
4 ¶
|
8 º
|
Å
|
8 É
|
Ô
|
8 Ø
|
ä
|
î
|
u ú
|
u ( u 5 4 9 4 ? . H 8 L W 8 [ f 8 j x y : 8 8 4 4 ¤ 8 ² 4 ¶ 4 Å Ï u Ü 5 à 5 æ $ ï 8 ó 5 5 8 5 5 ( 8 3 6 7 6 = F 8 J U 6 Y 6 ^ 8 b s 8 z 4 4 4 4 + + , $ , ( - , - 0 . 4 . 8 / < / @ 0 D 0 H 1 L 1 P 2 T 2 X 3 \ 3 ` 4 d 4 h 5 l 5 p 6 t 6 ; + , ; 0 , D ; H - T ; X . d ; h / t ; x 0 ; 1 ; 2 ¤ ; ¨ 3 ´ ; ¸ 4 Ô ; Ø 5 ì ; ð 6 + & , = - ` . / 0 Ù 1 2 ) 3 4 5 6 .debug_abbrev .text .comment .rel.ARM.exidx.text.gpio_pin_set .rel.text.gpio_pin_set .ARM.attributes .rel.debug_ranges .debug_str .rel.ARM.exidx.text.gpio_pin_clr .rel.text.gpio_pin_clr .rel.ARM.exidx.text.gpio_pin_set_dir .rel.text.gpio_pin_set_dir .rel.ARM.exidx.text.GPIO_IRQHandler .rel.text.GPIO_IRQHandler .rel.ARM.exidx.text.gpio_disable_irq .rel.text.gpio_disable_irq .rel.ARM.exidx.text.gpio_enable_irq .rel.text.gpio_enable_irq .rel.debug_info .rel.ARM.exidx.text.gpio_open .rel.text.gpio_open .rel.ARM.exidx.text.gpio_pin_get_val .rel.text.gpio_pin_get_val .note.GNU-stack .rel.ARM.exidx.text.gpio_write .rel.text.gpio_write .rel.ARM.exidx.text.gpio_close .rel.text.gpio_close .rel.debug_line .rel.debug_frame reset_module .rel.ARM.exidx.text.gpio_pin_toggle .rel.text.gpio_pin_toggle .data.gpio_handle clock_disable clock_enable .rel.ARM.exidx.text.gpio_read .rel.text.gpio_read .rel.debug_loc mk_gpio.c .strtab .symtab $d.19 $d.9 $t.18 $t.8 $d.17 $d.7 $t.16 $t.6 $d.15 $d.5 __arm_cp.9_4 $t.14 $t.4 __arm_cp.9_3 $d.23 $d.13 $d.3 __arm_cp.9_2 __arm_cp.10_2 $t.22 $t.12 $t.2 __arm_cp.9_1 __arm_cp.8_1 __arm_cp.10_1 $d.21 $d.11 $t.1 __arm_cp.9_0 __arm_cp.8_0 __arm_cp.7_0 __arm_cp.6_0 __arm_cp.5_0 __arm_cp.4_0 __arm_cp.3_0 __arm_cp.2_0 __arm_cp.11_0 __arm_cp.10_0 $t.20 $t.10 $t.0 èI 4 é 4 å p; C Ë p H Ç ; C P ; C p \ } ; C l d h ; C M p p I ¨; C l x h °; C N p J À; C C ? È; C " p Ø; C ¨ ¨ ¤ à; C p ¼ ð; C Ä ø; C ã p Ø ß < C " à < C ý p ô ù < C ! ä ü L à (< ( C # ¿ p H # » P< C % ¡ P Ð X< P C ' } p ' y ¨< C ) b ( P ^ °< C + = p x + 9 Ð< C - # < Ø< C / ÿ p ¼ / û ð< C 1 Ä T x 0 d | | ø< C 5 » Ä · = X
|
C 8 j E f èG à C : 0 Å 8 9 ý V p ý P Å P! Á ÈH À C ? µ X" U ± I ` C A °& À =
|
