/**
|
******************************************************************************
|
* @file stm32100e_eval_fsmc_sram.c
|
* @author MCD Application Team
|
* @version V4.5.0
|
* @date 07-March-2011
|
* @brief This file provides a set of functions needed to drive the
|
* IS61WV102416BLL SRAM memory mounted on STM32100E-EVAL board.
|
******************************************************************************
|
* @attention
|
*
|
* THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
|
* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
|
* TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
|
* DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
|
* FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
|
* CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
|
*
|
* <h2><center>© COPYRIGHT 2011 STMicroelectronics</center></h2>
|
******************************************************************************
|
*/
|
|
/* Includes ------------------------------------------------------------------*/
|
#include "stm32100e_eval_fsmc_sram.h"
|
|
/** @addtogroup Utilities
|
* @{
|
*/
|
|
/** @addtogroup STM32_EVAL
|
* @{
|
*/
|
|
/** @addtogroup STM32100E_EVAL
|
* @{
|
*/
|
|
/** @addtogroup STM32100E_EVAL_FSMC_SRAM
|
* @brief This file provides a set of functions needed to drive the
|
* IS61WV102416BLL SRAM memory mounted on STM32100E-EVAL board.
|
* @{
|
*/
|
|
/** @defgroup STM32100E_EVAL_FSMC_SRAM_Private_Types
|
* @{
|
*/
|
/**
|
* @}
|
*/
|
|
|
/** @defgroup STM32100E_EVAL_FSMC_SRAM_Private_Defines
|
* @{
|
*/
|
/**
|
* @brief FSMC Bank 1 NOR/SRAM3
|
*/
|
#define Bank1_SRAM3_ADDR ((uint32_t)0x68000000)
|
/**
|
* @}
|
*/
|
|
|
/** @defgroup STM32100E_EVAL_FSMC_SRAM_Private_Macros
|
* @{
|
*/
|
/**
|
* @}
|
*/
|
|
|
/** @defgroup STM32100E_EVAL_FSMC_SRAM_Private_Variables
|
* @{
|
*/
|
/**
|
* @}
|
*/
|
|
|
/** @defgroup STM32100E_EVAL_FSMC_SRAM_Private_Function_Prototypes
|
* @{
|
*/
|
/**
|
* @}
|
*/
|
|
|
/** @defgroup STM32100E_EVAL_FSMC_SRAM_Private_Functions
|
* @{
|
*/
|
|
/**
|
* @brief Configures the FSMC and GPIOs to interface with the SRAM memory.
|
* This function must be called before any write/read operation
|
* on the SRAM.
|
* @param None
|
* @retval None
|
*/
|
void SRAM_Init(void)
|
{
|
FSMC_NORSRAMInitTypeDef FSMC_NORSRAMInitStructure;
|
FSMC_NORSRAMTimingInitTypeDef p;
|
GPIO_InitTypeDef GPIO_InitStructure;
|
|
RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOD | RCC_APB2Periph_GPIOG | RCC_APB2Periph_GPIOE |
|
RCC_APB2Periph_GPIOF, ENABLE);
|
|
/*-- GPIO Configuration ------------------------------------------------------*/
|
/*!< SRAM Data lines configuration */
|
GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0 | GPIO_Pin_1 | GPIO_Pin_8 | GPIO_Pin_9 |
|
GPIO_Pin_10 | GPIO_Pin_14 | GPIO_Pin_15;
|
GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
|
GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
|
GPIO_Init(GPIOD, &GPIO_InitStructure);
|
|
GPIO_InitStructure.GPIO_Pin = GPIO_Pin_7 | GPIO_Pin_8 | GPIO_Pin_9 | GPIO_Pin_10 |
|
GPIO_Pin_11 | GPIO_Pin_12 | GPIO_Pin_13 | GPIO_Pin_14 |
|
GPIO_Pin_15;
|
GPIO_Init(GPIOE, &GPIO_InitStructure);
|
|
/*!< SRAM Address lines configuration */
|
GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0 | GPIO_Pin_1 | GPIO_Pin_2 | GPIO_Pin_3 |
|
GPIO_Pin_4 | GPIO_Pin_5 | GPIO_Pin_12 | GPIO_Pin_13 |
|
GPIO_Pin_14 | GPIO_Pin_15;
|
GPIO_Init(GPIOF, &GPIO_InitStructure);
|
|
GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0 | GPIO_Pin_1 | GPIO_Pin_2 | GPIO_Pin_3 |
|
GPIO_Pin_4 | GPIO_Pin_5;
|
GPIO_Init(GPIOG, &GPIO_InitStructure);
|
|
GPIO_InitStructure.GPIO_Pin = GPIO_Pin_11 | GPIO_Pin_12 | GPIO_Pin_13;
|
GPIO_Init(GPIOD, &GPIO_InitStructure);
|
|
/*!< NOE and NWE configuration */
|
GPIO_InitStructure.GPIO_Pin = GPIO_Pin_4 |GPIO_Pin_5;
|
GPIO_Init(GPIOD, &GPIO_InitStructure);
|
|
/*!< NE3 configuration */
|
GPIO_InitStructure.GPIO_Pin = GPIO_Pin_10;
|
GPIO_Init(GPIOG, &GPIO_InitStructure);
|
|
/*!< NBL0, NBL1 configuration */
|
GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0 | GPIO_Pin_1;
|
GPIO_Init(GPIOE, &GPIO_InitStructure);
|
|
/*-- FSMC Configuration ------------------------------------------------------*/
|
p.FSMC_AddressSetupTime = 0;
|
p.FSMC_AddressHoldTime = 0;
|
p.FSMC_DataSetupTime = 3;
|
p.FSMC_BusTurnAroundDuration = 0;
|
p.FSMC_CLKDivision = 0;
|
p.FSMC_DataLatency = 0;
|
p.FSMC_AccessMode = FSMC_AccessMode_A;
|
|
FSMC_NORSRAMInitStructure.FSMC_Bank = FSMC_Bank1_NORSRAM3;
|
FSMC_NORSRAMInitStructure.FSMC_DataAddressMux = FSMC_DataAddressMux_Disable;
|
FSMC_NORSRAMInitStructure.FSMC_MemoryType = FSMC_MemoryType_SRAM;
|
FSMC_NORSRAMInitStructure.FSMC_MemoryDataWidth = FSMC_MemoryDataWidth_16b;
|
FSMC_NORSRAMInitStructure.FSMC_BurstAccessMode = FSMC_BurstAccessMode_Disable;
|
FSMC_NORSRAMInitStructure.FSMC_AsynchronousWait = FSMC_AsynchronousWait_Disable;
|
FSMC_NORSRAMInitStructure.FSMC_WaitSignalPolarity = FSMC_WaitSignalPolarity_Low;
|
FSMC_NORSRAMInitStructure.FSMC_WrapMode = FSMC_WrapMode_Disable;
|
FSMC_NORSRAMInitStructure.FSMC_WaitSignalActive = FSMC_WaitSignalActive_BeforeWaitState;
|
FSMC_NORSRAMInitStructure.FSMC_WriteOperation = FSMC_WriteOperation_Enable;
|
FSMC_NORSRAMInitStructure.FSMC_WaitSignal = FSMC_WaitSignal_Disable;
|
FSMC_NORSRAMInitStructure.FSMC_ExtendedMode = FSMC_ExtendedMode_Disable;
|
FSMC_NORSRAMInitStructure.FSMC_WriteBurst = FSMC_WriteBurst_Disable;
|
FSMC_NORSRAMInitStructure.FSMC_ReadWriteTimingStruct = &p;
|
FSMC_NORSRAMInitStructure.FSMC_WriteTimingStruct = &p;
|
|
FSMC_NORSRAMInit(&FSMC_NORSRAMInitStructure);
|
|
/*!< Enable FSMC Bank1_SRAM Bank */
|
FSMC_NORSRAMCmd(FSMC_Bank1_NORSRAM3, ENABLE);
|
}
|
|
/**
|
* @brief Writes a Half-word buffer to the FSMC SRAM memory.
|
* @param pBuffer : pointer to buffer.
|
* @param WriteAddr : SRAM memory internal address from which the data will be
|
* written.
|
* @param NumHalfwordToWrite : number of half-words to write.
|
* @retval None
|
*/
|
void SRAM_WriteBuffer(uint16_t* pBuffer, uint32_t WriteAddr, uint32_t NumHalfwordToWrite)
|
{
|
for(; NumHalfwordToWrite != 0; NumHalfwordToWrite--) /*!< while there is data to write */
|
{
|
/*!< Transfer data to the memory */
|
*(uint16_t *) (Bank1_SRAM3_ADDR + WriteAddr) = *pBuffer++;
|
|
/*!< Increment the address*/
|
WriteAddr += 2;
|
}
|
}
|
|
/**
|
* @brief Reads a block of data from the FSMC SRAM memory.
|
* @param pBuffer : pointer to the buffer that receives the data read from the
|
* SRAM memory.
|
* @param ReadAddr : SRAM memory internal address to read from.
|
* @param NumHalfwordToRead : number of half-words to read.
|
* @retval None
|
*/
|
void SRAM_ReadBuffer(uint16_t* pBuffer, uint32_t ReadAddr, uint32_t NumHalfwordToRead)
|
{
|
for(; NumHalfwordToRead != 0; NumHalfwordToRead--) /*!< while there is data to read */
|
{
|
/*!< Read a half-word from the memory */
|
*pBuffer++ = *(__IO uint16_t*) (Bank1_SRAM3_ADDR + ReadAddr);
|
|
/*!< Increment the address*/
|
ReadAddr += 2;
|
}
|
}
|
|
/**
|
* @}
|
*/
|
|
/**
|
* @}
|
*/
|
|
/**
|
* @}
|
*/
|
|
/**
|
* @}
|
*/
|
|
/**
|
* @}
|
*/
|
|
/******************* (C) COPYRIGHT 2011 STMicroelectronics *****END OF FILE****/
|
