ELF ( ÁP D¿ d¿ 4 ( h5 ÕP 9© Q ɹ ° QÁ çP çP çP çP çP )h çP 9h çP çP çP çP Y¡ çP çP çP çP çP çP çP çP çP çP çP çP qÏ Ï ¢ H
F ð@ý H Gåê h5 HGH Gþçþçþçþçþçþç  ÁP 0µ FF "$ à FÕ@BÓ F@I%F@@FR -ñÜ0½ðµ ´F °F@$ à"FF0F ðêûAÓFF"F ðÐû6A"F ! ðÇû8MA Fd (ßÜ )F2F°ð½F CÐ àÉ À*úÒà xp@ I R ùÒpGÒ²àp@ I ûÒpG "öçµF
|
FFFÿ÷ðÿ F½0µF*F Fx xR [ (Ð B÷Ð ,Ð (Ðm ïç(F0½B x@ )ûÑpG0µF F à[ BÒà\Í\@øÐ0½pµFð úhF
|
" !0F ðû,`p½øµFJ@ÔB K R[BÒFFFJ #Ðà J ݲ -5ÚI&I
|
ö , ÐRB !OF¹@*A B!Ð ,Ð-ÜÚÒÒÛ² ð¢ûø½Ú#@ ÀZBÊCI àIÂCÚ@ ðûø½a "Q ÷ç"ÒQ@ªç"ÒP@¦çFpµJ@ÓÛ@ -ÐJ *Ð @
|
R
|
åFTC
|
|
.PC¤B ÅCª %R R9$ ÐR CÔ@ I ² À @ @*Ðà p½@@ ) Ú Cp½pµFJ@Õ@ J í@R (Ð *ÐÄ Ó A ÀRI
|
R
|
ä }4BÓd àI ,Ú p½ #BÓC@I (÷Ñ )
|
ÐBÑ!ÉàBÒ!à!ÉCàÀ@ ðúúp½B ÐB RBBÛ pGÉpG ðµFFX@°ÀH FY @I¼AÒ8F1F FF FFX @CLÐ0 @Y @ I @@(rÚ! C (ÐRB A @!
|
ðEúF FkFË ð`úÀqA #×V@Fz@CDÐ *-Ð*ÜÀA&6 qAÒÒ *F#F ðÖú°ð½8F1Fúç"JF²À·A! OA AFyAâCmdAàâmCdÂC&ÀA6 qAÎ@0CIÀQA*F#F ðúÍçÿç"@ Á #A1FÄ8¡Aîç0´$äc@0¼Uç0´$äa@0¼Oç àÿðµ ´° $H@ ÀI I À I I ¦FC Ð
|
CÐ $@ B H A $ C C P I@ "FFà F °ð½(ÚF à#FÁ
|
®
|
à_ í[O ÷[}C 'ª|AI [ aEòÝA «ZR!
|
C$ @ (ßÛ pF ð$úÐç üÿÿðµ F\@
°ääL &dY FIF"C!ÐbF
|
C Ðb W J #U $F,I$x 6 @#C&CaF FP´AÓ @ à [A (Ú F°ð½ ! FFàdF FµAÓeFR³AtFC C¦FÍ@I(C[AF CêÑFCÐ`FFP@q@CÐ`F³AÒ" #à "#Ûà"ÒCS tF8 aA iA ðù¿ç ý pµK [C ÐK \ &3FeB³AÔ£AÛ Fp½0QAp½µ "#F ðFù½ µÂÁP@Ê@ !K
|
F F ð{ù° ½ 3 µI !
|
F F ðlù° ½3 A @"@
|
Ò )Ú pG)Ü"QÈ@pG9@pGpµÍJ # C Kí $R BÚ p½K43BÜ ðøàIQ@,CñÐ@Bp½ ÿ ÍûÿÿJ # C KµR BÚ ½K43BÜ ðrø½IQ@½ ÿ ÍûÿÿÂÒ@ @ ÐÁ #ÛÉ@ @
|
CÂ@CpG FpGµ )Û$ä@BA!F +Û F#ÛRB£AB ÑB½ µ )Û$ä@BA!F +Û F#ÛRB£AB ÑB½ ËÛI µIF
|
CÐ
|
$ ä *Ü ½É D CÁ àÒ ðmø½µ *ÛF :@ ½@ #Fã@C@½µ *ÛF :Ð@ !½ FÓ@Ð@ $¢@CF½µ *ÛËF :AÁ Cà FAÐ@ $¢@CF½÷µ F &%xd -Ð ð ù h@]ÀõÑ+-Ð--Ðd 9F F ðöø /Ð9h¡BÑ 9`q$ ) Ú@B (ÝðVþ` þ½ Cãç (øÚðKþ` Hþ½ÿÿÿ )Ú@ I Ñ@@ pGp´ $ Ñ$ Ñ )!Ð$Ñ 4Ñ $
Ñ ¤ (Û@ d )Ð %. Fõ@¡@ Ð!)CC
|
Û Õ p¼pGÛ )øÚ@ I õÑp¼@@ pGµ +Ú $@ aA[ACÑ@@ ½ðµ ´°F ÐFðýàðý 0F !F(Fÿ÷3ÿFFCCCÐFCÐ @!
|
Fÿ÷1ÿFF ÿ÷ÿCÐ à F9F°ð½ ÁCC,C7C c@yä
|
" Cý
|
|
0Õ FéçiA iAÿ÷¢ÿßçJ # C
|
KµR BÚ F½K43BÜÿ÷ïþ½KÒÿ÷Úþ½ ÿ ÍûÿÿL%NàãhÌ+C <G4´B÷Óÿ÷²ú4ò Tò HpGð ÷µ° ' xd F0(Ð -Ðà x'd x(ÐX(Ð - Ð à -Ð-Ñ '% xd à% à
|
% & à 'iC )F²qC 8BÓ xd )F ðø (éÚ (Ð /Ðd à` (Ðð&ý!`È °ð½ 0Cùç:( Ò08 #FCA*ÓF78BÓ ÀCpGpµx@ k[Ñx@ *Ñx@ àxp@ I [ ùÑ+Ô #R Ô pI úçx@ Ë à x pI [ R ùÕ¡BØÓ p½pµF hhI'Õh%I )ÚhÔh)C`ðÚýF hh@ÕðÓý
|
( Ù hh@Õ`m(C`e m!C e p½ hh@éÔ p½ 8µF HI hÿ÷ùù`C (Ð @ (ùÑ8½ @B ô øµF hh)4ÑhÉ1Ðh"@%&)Ð`m(C`e m0C e ø½h"C`!h `ðýF hhÀÐðzýÀ
|
( Ù hhÀÐ`m(C`e m0C e ø½ hhÀêÑ ø½ øµF hh)ÑhÉ3ÑhJ&@% )Ð`m0C`e m(C e ø½h)C` ÿ÷ÿðBýF h hÀCÀÐð:ýÀ
|
( Ù h hÀCÀÐ`m0C`e m(C e ø½ h hÀCÀèÑ ø½ µHðû ðºúðÂÿ ðüý
|
H IÀ`
|
L ` ð±ø H ðXÿ ð(ù pð]ú ½ ¸ ¨ ( 8 )j øµð;ýðíø ðçþðú:M(x (ÑðÛýðiú &6L(Ñ ðíý( Ñàx ( Ñ F0 hðÈü(Ðð8ù+H% x (:Ñ+H x (2Ð`y)O (Ð(Ð(5Ñ%à8h¡hA%HÀBØ`x(Ðày('Ñæqfp ðºûðþøeq à8h¡h@<(Ù¥påp ð¬ûðäøfq8h `à¥påp óçðÚøfqåq H x(ÑðÒøfq H0 hðwü(Ð ð+ù&q ø½ ðDù%qùç0 8 ( ¨ GPS ON
|
GPS OFF
|
GPS SUCCESS
|
µ ðüý
|
L( p
|
Ðà ð}øàx p3(ÐI Ƚð#þ½ðBø½ h µ ðø ½ pµ$ÿ"$2!F ðøI ð³øI ð¯øI ð«øM")F ð¨ù")F ð£ù")F ðù"!F ðúý ! H ðòø"Ò!F ðpø p½À H 8 P( µ $Hðùa Hðø (ÑH ðpÿFHð*ù F½¬ pµ $ ð&ø NF°BÛ J KFÿ÷æûÒd$ à1F(Fÿ÷ÿøIÿ÷AùIÿ÷ùÿ÷YûF Fp½33S@ÍÌÌÌÌÌ@fff? ÈBµ ðød ðùÿ÷¸ÿ ð>øF ðø F½ µH"hðû½h µH "hðû½h (Ó ÀCpGà HÁP pGh µL k (
|
Ñai j@<(Óÿ÷ÿIp j`a½ 8 µÿ÷óú "Kÿ÷EúJKÿ÷Ùùÿ÷û!ÿ÷ù½ þ¯@ffffff
|
@µ L # F hahh ) Ð) Ð) ÐdðTý hðÃû ½ScöçcôçÓcòç L µL hðûÌ<ðóüah< )Ð)
|
Ð)!h h
|
Ðd ½!h hHcùç!h hcõçÈcóçL J pGL ðµDM° $CHg F]\2ÑS) Ð?I¢ ?H09Pd ,ïÛ °ð½!U9H¦ ø0Yÿ÷fú8J9Kÿ÷dùÿ÷ûhe2H©mÌ0Y@ÿ÷kúig(g-H,I 0t1YY@ÿ÷^úég¨g Àÿ÷øÿ÷·úÿ÷=ùÿ÷1ù "ÒCÿ÷ú!J!Kÿ÷1ùJ K2Â"ÿ÷)ùéf " K¨fÿ÷Áú Ò "Kén¨nÿ÷¦úÒHÀ_ÿ÷úF "Kén¨nÿ÷ù:Fÿ÷Yøÿ÷=úI09Qèz@ èrçIH09Qç ÿÿ ;±;±¾úHÎ;5±=ݱA $À @@° Y@µ #Fà\ã²R BùÓØC²½ µ°!hFAp!p HÈ @ iF ð!þHI 8aIÁaIaIAaHð|ù° ½h d d Ad Od È µF ðÁý½´ µÿ°°!«IhFð§øhFþ÷àþFiF ðÿ°°¼°Gµ"iF ðúþ½µFþ÷ËþF!F ððþ½0´Dl %,@%¥@le`hc`h+Ðh` hÂ`0¼pGh` hÁ`0¼pGµàhF xð~ÿiF ðtý (õн øµ
|
ðwù} @ðù¢L &fp¢Hàdfv`| (Ó `t
|
!!qH¦pM x(qJ`yx@ C¢} C"~RCèqàjèp
|
*r@ àb©t(F"I0þ÷3þI(F,"'0`1þ÷,þI(F"S0ì1þ÷%þH !A^ )ÐJQIxP1Jv@xv hr
H x¨r (sFzIc8 1
|
xuIxAum "yIðú y !À 0ðúðÆÿ ð]ù &îq¦t¦s tæstHð»ú F¦p yÿ÷åøqJqKþ÷Ïÿðý "oKþ÷ÿÿ÷ ù À @²!ÉàBÓ@àhH càx@ àpbHðú`eNSà_Hðú`cM
|
à\Hðú²`áBÓBÓ ! ð2ø(B cíÐ kA "Ð@6Õ"Ò ! ðwù ! ð øAGHI "¤8¡dðhøð*ø e ðÀø ðxø?H¤8Az)ÐàðÕÿ"EI@ þ÷¿ý (3Ð*F ! ðNù y¡x@ BÐ ð\øaàB§ÓB¤Øðüþÿ÷Ìý+M7I *F`2 ÓXBÒFC ïZ@ À² (ôÓ' `s +J p2 ! ð ùø½ðùáe eð
ùafI fF«9
|
zhFpIzAp¥xHj RJ8 :(F ð·ùI 1HU H© `0@X`c l&(¯Ñ Ih ì1AH8 ¦ç ?B 8 ¤ X ü ¨ p á? @ : Ð'$` ÿÿ I Hr
|
F ^2Pr <:Pr :PrH K xp"1p 1w IZ xXqIxq#3qYq 3wYwuQuF 2uQuvQvpG0 f ` µð¿ø ðzü ðwþ ðtüHðýHðØÿ ð ø½ µ ðHÿ ðEÿ½µ ð@ÿ ð=ÿ @ ð9ÿ½´I #KaIJhL"CJ`Jh$"CJ`À À`¼pGP. @µ % FF ðUþà © hF ðáý (Ð ð þ °p½ ðþ ùçµ #àÄ\ÌT[ BúÓ½ ´ JiË IÕHi#CHaiÕKi$#CKacCi[ÕKi$#CKaãCiÕKi$#CKacCiÕKi$#CKacCiÕLi # CLaCiÛÕKi@$#CKa¡Ca¼pG @P. pµF ðÿFN°iÀ Ð` Ð ,Ð ð{ÿ@ BÙ p½°iÀñÑ°iÕ °a°iÀÔ°iÔ°i@ Ô°i Ô°iÔ°iÔ°iÀÕÿ÷
ÿ p½ p½ @øµF &F F ð¯ý à)F "h ðý (Ñ$ - 6 ¾BóÓ ðtý¾BÒ ø½ ø½µIF K yàD [BÐ@ À²B÷Ó½ü I HqpG8 µ° iFHp p IA I!IiFðÚú!Hðòÿ "! ðõþ° ½ø ø % H x (Ð pG pGX ðµ°FF(!¨þ÷
ûª (F1F«A¢ðûÿ 'ÿC(Ñðãÿ²x à\Y@@ BøØBÑ $«6¢1F(FðÞÿ(Ð8F°ð½¨ pDp;H+Fx;HA9I x ÿ!7¢1=Hð´øF!;Hþ÷>û:F8I9Hþ÷ û8M9N¯p9F x0(3H$Ðð·ýhh ( Ð3 ðýkh:F-I Ghx ( Ðÿ à1I F `0IF `0I `F2hð]ÿd ðTüðtÿ çðýhx (Ðÿ 0`lpâç 4`hpÞç$%p*%p
|
$%*,%*,%*,%*,%*,%*,%p,%*,%*,%*,%*,%*,%*,%*,%** < h 8 %s,%X,%02x,%x,%d,%x,%d%
|
% x X LORA FAFAFAFA
|
$ à HÁPpGø$ µ iFpàhF x ðøiF ðù (õнI ppGX I ppGX pµM &,F+xa 4 +Ð"FRh+ Ð+ Ñ
|
(Ð!à$(Ñ"*ppT ``p½PTahI a`~)Ò (öÑ (pp½PT`h@ ``FT¡h þ÷nú (Ðh ahÿ÷Ðþ.pp½% GGA, IH`pG X pµ $ FðYù<I<H¢ d ä²P ,ùÓ;I9H
|
xuIxAu9I
|
xvIxAv4I 1Hr
|
ð,ý} @ðCý/I "1 ð þ ! ðþðÓû ðjý ð)ù'L(M < ! ð|ü(B cøÐ kA 8Ð@5Õ"Ò ! ðÁý ! ðjüAHI "Ç0ð³üMÇ5hz( Ñ"Ih þ÷ú (ÑH®|&q"i $0þ÷Íù)F1Fr F0þ÷Åù y)FB HH8þ÷¾ù pp½ð ü ÿÿ \ À ` Ð'$øµ FF@5)|) Ð!)thhR ÕAm "CAe (t ø½ ø½KbhØGNBÐj#h[[ Cb!hIÕ±hC±`
|
þ÷9ÿ hÕ°h8C°`àj#h[[ Cb!hIÕ±hC±` hÕ°h¸C°` (tø½ '@pµF ,
|
Ð`m!C`e Fþ÷ÜþF( Ð à p½ Fþ÷ ÿF-Ð `e &-2Ð hAhJ@A`!hÐC` hh"C` hÁhJ@Á` hiJ@a hAiÉÉ Aa hjJ@b h0AkÉ ÉAc h0AkÉ ÉAc F ðùø¦efe@4&t(Fp½ `÷ÿÿ >üÿ? ð ð h lpG pµF ,Ð`m&F %@6 (Ðà p½¥e5t F ðèø`mÀÔ hhIÕ`m!C`e5t p½amÿ"2C"Caeh\J)ÑhÉ+Ñ#ahBÐ[BBÐ[ B Ñi a hichCa ài ah!C`hahC` hÁh#CÁ` hÁh£hCÁ`h!IC`h¡IC` hhÉ Ôh"C` hÁh9J@Á` iâh(%Ð C F 0x{I[ C
|
C!k
|
C¡i
|
CáiÉ
|
C!hËhCÊ`aj
|
Fÿ:Â:ТjC"hÓhCÑ`Bx!*Ð à Øç x (#Ð`m "C`e mC eàk( Ð hiÉÐiII a hAiÉÉ Aa hAi¢kCAa¥e`m @ `e p½ hÂh#CÂ`Ûç hiÿ# Ca hi#l¦lCcl3CCa hi
|
CaÒç '@þÿµ hIB ÑHAkBCAc ! ðú½ $@ @µ°F!hFþ÷øI hBÑ HAkBCAcÁj"CÁbÀjiF@ ðú°½ $@ @øµFF'F`i@7( Ð hÀhÀ Ð`m !C`e 8t ø½% à % ð9û h h(BÑp Ð .Ð ð.û @°B Ù h h(BÑ`m!C`e 8t ø½ h h(BåÐ`m!IC`e hÁh ! *Ñ "] *ÑhÕh#R *ÛBhCB``mCC`eà`m "C`e mC e i (Ñ h` ø½ pµF !hhI#Ô%F@5)|) Ð!)tái)Ð Fþ÷rý (Ñam J@ÿ"2Cae !¡e)t"h !`!hh#C`p½ p½ p½ þñÿÿpµF%F@5(|(Ð&.t Fþ÷Áü (Ð à p½ Fþ÷ý (Ñamÿ"2C1Cae !)tp½0´F 1Jy #*Ð"Âc q0¼ pGhh%¬C`hhdd `Dl "@%*F l¢@B`Mq q0¼FpGpµ $F 1Jy*Ð!Ác$àhh%«C`hh[[ `Cl "@%*F@lZ`Mq "
|
qk ) ÐG Fp½øµFF % F 0y) Ð&qGy !/Ðq%(Fø½ ø½'Gqác hhII `aF Fÿ÷-ø k (Ð hh"C` à hh"C` hh
|
"C` hh1C`×çpµF ðúF` ÐH x$ ð ú@ BúÓp½è øµFFO8|(Ð 8tHÿ÷púF Ð%à ø½ ÀC0`lh¨hÀ BÙ Fÿ÷ÜùHÿ÷[úF HBh#CB`BhCCB` )Ð4`à4¨hjhÀ BäØ 8tFø½P. Pà @HAh"CA`Ah"CA` pG @øµFF L |(Ð t Hÿ÷"ú % (Ðà ø½ea7`Hÿ÷ú%tø½ P. Pà IHhÀ Ðïór¶JÊ`JÊ`óHhÀÐ pGHh Õïór¶ J
|
a J
|
aóHhÕ pG pG @ïÍ«¿®ðµ " )aÐ#@F @ +WÐ.L -¬h6'·@<@¤F$$ BÑ $à'L BÑ$à%L BÑ$à$L BÑ$
|
à"L BÑ$à!L BÑ$ à$´@dEÑ L&hC&`fhCf`æhCæ`¦hC¦`«h»C«`hU #«@ C`Ô¤ $&jUï%½@®C&bÄhCÄ`DhuF¬CD`hC`R FÓ@Ñð½ @ P P P P P @!µI (ÐBÑ ðÏÿðcýðwø ð2ý ð/ý ð,ýðøü½I `½ , µIJiBÐHaÿ÷Øÿ½ @ð´ " h +oÐ' h@;@ +jÐ y¤¤,Ð,Ñ
hT &¦@µCÎh¦@.C`Dh¼C yíí@%CE` yäC¤ÐÅhT &¦@µCh¦@.CÆ` y¤¤, ÑÔ¤ '=jTä&¦@µCi¦@.C>bhT &¦@µCy¶¶¦@.C`Lh¤¤PÐ,Lek&5Cec*L /½h$&¦@µC&6°BÑ &à#N°BÑ&à"N°BÑ&à N°BÑ& à0à*à N°BÑ&à N°BÑ& à&¦@.C¾`M¬hCNhö Õ C¬`ìhCNh¶ Õ Cì`lhCNh¶ Õ Cl`,hCNhö Õ C,`R hÓ@ Ð]çð¼pG @ @ P P P P P @ iBÐ pG pG *ÐapGbpG HhpG è IJk#CJcIJhCJ`pG @ @Hhx`pGè µ $Hh@"C` ð
|
ø (Ð$à ðù F½ @pµFM} )xÀ ý÷ üF H hý÷ü ðaÿ (Ð p½,Ò "!FP ðùl` p½ p½ è ô pGpGHJjI bÁjI ÁbS "BÒ!c àcKx(ÑHhI `)Ó`ppG h ; \ pGpGpG 0{pGµF hhÉCÉÑhÉCÉÑ!A` Fÿ÷Äÿ hhÉCÔhÉCÔ!A` Fÿ÷´ÿ hhÉCIÔhÉCIÔ!A` F ðüø hhÉC ÔhÉC Ô!A` Fÿ÷Àÿ hhÉCÉÔhÉCÉÔ!A` Fÿ÷ÿ hhÉCÔhÉCÔ !A` Fÿ÷¦ÿ hhÉCIÔhÉCIÔ@!A` Fÿ÷ÿ½ øµF ,Ð`h%F 5¨{ (Ðà ø½ hs F ðFø ¨s hFÀhah)Ð"£jÒBÑ "CKbiBÐK@K@£hgj&j C>C C£j C0C )Ñ'iæi>C0C)Ð!ÉBÑ#iáhCCIBСi
|
CáiCFCaFÈ` ¨s ø½ ÿÿ ? ÿÿþñÿµ hIB ÑHkÂCc "F ð
ø ðvø½ | @ @ hÀipG øµFF" F 0Fs!HhÃC` hÂhCÂ` hi':Ca"h P` ha! Fð~û("Ð!h H` hFa! Fðsû(Ð Fðôú Fÿ÷ðþ(Ð hh9C` hi9Ca hi"Ca¯s ø½ ø½ ø½ ø½ @pG HAk"CAckCcpG @ ( ÛÁÉ @I`¿óO¿óopG á à (ÛÁÉ @I`pG á àÓÿ"@ @ (Û H hC C`pG 8H ÃiC CÃapG ä à í àHhC`pG p @ð´N2hu*@KjÛÛ *Ð +Ð4h¬C4`4h¤¤ C4`O<i C<a)Ð@¿ ¿ ¿9iC9a *Ð +Ð0h(C0`ð¼pG0¿ñç p @ @ í àøµF & x^M}Õ^HkÀ Ô\HkCc&ZHhÉÔ hÿ!1CVI`ÿ÷±ýFSH hÀ
|
Ôÿ÷ªýÀd(Ù ø½NH hÀôÕKO8h! @bh@BÐ(Ñ8hÕ ø½(i! @ ($Ð
|
@B!Ð x Õ(iC*i!É
|
C*a*iC*a(aÀÕÿ÷tý (i Ôÿ÷ný A2HBÙ ø½(ióÕ xÕ`h)Ñ:h C@C:`(i"ah@C(a.ѹk0C¹c xÀÐèh¡h Cè` xÕèh !CáhCè` x@Õèh!C!iCè` x Õèh! CaiCè` ÀÕéh C iCé` x Õèh!CáiCè` ø½ @@ @ p @ øµF F ,ÐvH hÀÀ¨B ÒsO8h@@ (C8`ÿ÷ñüF8hÀÀ¨BÐÿ÷éükHBÙ ø½ ø½8hÀÀ¨BðÑ xfOÕøhð!C¡hCø` xÀrÐ`h(Ð( Ð(Ð9hÔ ø½9h Ô ø½9hÔ ø½9hIÔ ø½ùh Cù`ÿ÷üF`h(Ð( Ð(1Ðøh DÐÿ÷üFHB:Ù ø½øh (7Ðÿ÷ü@HBÙ ø½øh (òÑ)àøh ($Ðÿ÷ü6HBÙ ø½øh (òÑàøh (Ðÿ÷lü-HBÙ ø½øh (òÑàøh ºÑ$HhÉÉ©B Ù h!I@@ (C`ÿ÷NüF H hÀÀ¨B Ðÿ÷EüHBÙ ø½H hÀÀ¨BñÑ x@Õøh! CáhCø` x Õøh!ÉC!iÉ Cø` ðBøùh
|
J Q\È@I`H hÿ÷Fü (ÓÑø½ @ @òï ô ì H hpG ô µÿ÷÷ÿIÉhJIIQ\È@ ½ @ ð µÿ÷çÿIÉhJIQ\È@ ½ @ ð pµ!Nòh !F@ I ( ÐM (Ð (Ðph AI À@p½0hÀÕFp½Fp½(Fp½L \d òhÒÕ)Fðfú"F #ý÷ øp½2hÒÕð\ú"F #ü÷ÿÿp½FðTú"F #ü÷÷ÿp½ @ = ð ðµ°F ,ÐøNõh @÷h @ xÀ[Ð- Ð -Ðà °ð½ BÑ0hLÕ`h (IÑ °ð½ ah BÑ1hC1`à#"BÑ1hC1`1hC1`à1hC1`1h@0hC0``h (Ðÿ÷Mû0h Ôÿ÷Gû@d(Ù °ð½0hóÕàÿ÷:û0h Õÿ÷4û@d(Ù °ð½0hóÔ xhÕàhÕ2h !
|
C2`C #-Ð -Ñ /Ð (BÐ1hCC1`ÿ÷ûF0h@/Ôÿ÷
|
ûÀ('Ù °ð½1hIÕ ( Ðqh "C"iCq`1hCC1`ÿ÷ÿñh
|
§I\È@§I`§H hÿ÷û (ÜÑ#à °ð½0h@ÏÕph ! C!i Cp`à0h@@ 0`ÿ÷ÍúF0h@
|
Õÿ÷ÇúÀ(Ù °ð½0h@ôÔ xÀkÕ -Ð i (PÐ0hÿ!1C0`ÿ÷¯úF0h6Ôÿ÷©úÀ(.Ù °ð½0hÕ i ("Ðph!IC!jCp`ph!
|
Cp` jA I À@ñh
|
sI\È@sI`sH hÿ÷ú (ÕÑ*à °ð½0hÈÕph!IC!jCp`ph!
|
Cp`à1hÿ 0C1`ÿ÷^úF0h
|
Õÿ÷XúÀ(Ù °ð½0hôÔ xZO /Õ`i (Ð8i!C8aÿ÷Bú8i"Ôÿ÷<ú@(Ù °ð½8ióÕà8i@@ 8aÿ÷+ú8i Õÿ÷%ú@(Ù °ð½8ióÔ x@uÕ °kÀ Ô°k! C°c :HhÉÔ hÿ!1C6I`ÿ÷ ú4H hÀ Ôÿ÷ùù@d(Ù °ð½-H hÀòÕÿ ¢h0BÑ9iC9aà! *
|
Ð#B Ñ:i
|
C:a9iC9a à:iC:a8iC8aà:iC:a8iC8a h (Ðÿ÷Äù8i0Ôÿ÷¾ùAHBÙ °ð½8iòÕ"àÿ÷°ù8i Õÿ÷ªùA HBÙ °ð½à @òï ô ì @@ p @ 8iâÔ(Ñ°k! C°c`j (dÐ -IÐ%-(Ð0h¨C0`ÿ÷yùF0hUÕÿ÷sù (3Ù Éç0h¨C0`ÿ÷iùF0h Õÿ÷cùÀ(Ù ¹ç0hõÔáj jòhC!ký#CCCð`0h(C0`ÿ÷KùF0h'Ôÿ÷Eù (Ù ç0hõÕ à0hÃÔà(Ððh! ¢j@B Ñ!âj@BÑ!@!kBÐ |ç zç xç Hi"CapG à àpµF ,Ð %F@5ht hh@"C` F ðdø `eht(tp½ p½øµF ,Ðÿ'`j7 & (
|
Ð&afa¦b%F@5h| (Ð
|
à ø½`h¸BóÐæañç.t F ðSø!it hh@#C`!#¢h`h@8@Cãh@C#i @!}CÉÉC¡i@Cái8#@C!j#@C¡j @C!h` i! @aj#@C!hH` hÁiCÁafe ht ø½ µ hIB ÑHAkCAc à! þ÷'ÿ½ 0@ @µ°F!hFü÷(ýI hBÑHAkCAcÁj"CÁbÀj !@à iF þ÷ÿ°½ 0@ @´ I@ BÙ¼ pGIHaH#Âi
|
L"CÂa a a¼pG ÿÿÿ à àí àHi"CapG à àð´F 2~+"Ð&v#Svh]hhp'½Ch/C_` h³BÐ
|
KBÐ
|
KBÐ KBÑ#CIh!C`Vv vð¼pGð¼ pG @ @ @µ!F 4avh
|
j KBÑ
|
hRR
|
` ð,ø w vàv w`w`v v½ pµF -Ð,F 4`~ (Ðà p½ v(F ð ø `v) (hð¯ü w vàv w`w`v p½ hIBÑHAk"CAcpG @ @ hIBÑHAk"CAcpG @ @F 1J~*Ð pG"JvhËh"CË` hBÐ IBÐ IBÐ
|
IBÑhII)ÐhC`àhC` pG @ @ @hÊhRR Ê`h
|
jKBÑ
|
hRR
|
`! 0Av pG øµF &%F 5(~(Ð (v hv hhw'ºCÿ#C`hP(8ÐÜ (SÐÜ (PÐ( ÑMà ø½0(IÐ@(Ñ<à`(0Ðp(Ð"ÐB ÑËhJhh hðOü hh"C` à& hv (v0Fø½ËhJhh hð;ü hh9C`îçÊhIh hð¶üP! hð9üäçÊhIh hð¾ü`! hð/üÚçÊhIh hð¢ü@! hð%üÐç"hFFð üÊçµ°F!hFü÷û I hBÑ HÂj!
|
CÂbÀj@ iFHþ÷þ°½ @ @ PøµF F '&F 60~(Ð 0v * Ð* Ð*3Ð *EÐ' 0v8Fø½ ø½)F hðàû hi"Ca hi"Ca hiêhCaåç)F hðåû hi!É
|
Ca hi"Ca hiêhCaÎç)F hðëû hÁi"CÁa hÁi"CÁa hÁiêhCÁaºç)F hðóû hÁi"ÒCÁa hÂi!CÂa hÁiêhCÁa£çpµF -Ð,F 4`~ (Ðà p½ v(F ðø `v) (hð!û w vàv w`w`v p½pG pµF,F 4 )Ð)Ð)Ðb*Ð p½¢~ùçâ~÷ç"õç ) Ð) Ð) Ð`w"(hð)û!(h"BÐIBÐ IBÐ IBÑhII) ÐhC`à váçàvßç wÝçhC` p½ @ @ @pµF F ")F hðøú hj JBÑhII ` 4 -Ð-Ð-Ð`w p½ vûçàvùç w÷ç pGpGpµF ,Ð$ àg hhII ` h %` hE` h
` F ðù F0E`åg`%fef`4%v p½ p½µðEú½øµF"hÐihh¢MF.@ . Ñ
ÕÕ¡n )Ð FGø½%F5 .ÐOÞö@7CyÐÇÐÏÕ'bjh:Cj`ÕÚÐ'h":bjh':Cj`BÕÚÐ#h"bjh#Cj` Õ "
|
@2CÐ#h"bkhCk` ÕJÕ"#hÒbjh #Cj`jh *ºÐÕÕ¡n )Ð FGhh!hhIÔ(!B(Ð FðÏü hhI Õïó"óh@"C`ó`o ( ÐhIc`oþ÷«ú (Ð`okGø½ à Fÿ÷nÿø½ Fÿ÷jÿø½ Fÿ÷fÿ h`ø½&n.}ÑÆ{ÕÎyÕ#b hh&FI@6 )LÚbohIh² )èÐ7BåÙqh h4Ôïó"óh ºC`óïó ó hhRR `óïó ó hh@'ºC`ó (` fïó ó hhC`ó`oþ÷ ú `f0q@² Fÿ÷ãþø½1r²r *÷Ð )õÐïó&óhÿ'!7¾C`óïó ó hhvv `ó (` àà f fïó ó hhC`ó `f Fÿ÷ªþø½ÅÕ[Õ b Fÿ÷ þø½Õ
|
Õán )÷Ð FGø½@üÕHúÕ Fð!üø½ %Æ µF ,Ðào (Ðà ½ !x U F ðdø$ àg hhII ` Fðý(Ð`j (Ð FðBú hAh "ÒCA` hh*"C` hh"C` Fðú½ ½µhHIB Ñk"Cc!Hþ÷¢ú àK B ÑJk#CJc!Iþ÷ú þ÷±ý½
|
KBûÑk#[Cc !þ÷ú ïç H @ @ P 8@ D @ðµ°F!hFü÷|ø1J&h %0H!#$BÑkN2CcÂj
|
CÂbÀjjF@#ÂÂiF'Hþ÷öú "F þ÷ý à#O"¾B ÑEk5CEcÅjCÅbÀjmF@ @ Å iF þ÷Øú "F þ÷oý þ÷`ý°ð½O¾BúÑk'>CcÆjCÆbÀjnFÀÀ #Æ ÆiF þ÷¶ú "F þ÷Mý Üç H @ @ P 8@ D @pµ#X +Ð p½ )
|
Ð *Ð$h$£B Ñi +Ðà p½ËÐ p½ #f
|
Lh£BÐ\h$ Õïó%
ó h&¶5C `óð=ýp½ H @pµ#X +Ð p½ )
|
Ð *Ð$h$£B Ñi +Ðà p½ËÐ p½ #f
|
Lh£BÐ\h$ Õïó%
ó h&¶5C `óðaýp½ H @µðÁÿ½pGÿµ°FFFào (Ð °ð½ /
|
Ð -Ð ¡h B Ñ i (Ðà °ð½øÐ °ð½ ! Q! àgþ÷Øú&F@65u ¡h BÑ i (Ð=F 'p ( Ð "! Fðèý (Ð àg °ð½ %ëç -Ð!h(xbm p@ pp (âÑ "@! FðËý ( Ð àg °ð½8!hÀÀ b¿ ãç àg °ð½pµFào (Ð p½ )
|
Ð *Ð# hB Ñ i (Ðà p½ÈÐ p½ád F@0B !@0FA`! àg o (ÐKÃb#oHc#oHXc oc hF(0&oF0Fálþ÷ø (Ð h` àg p½!h@ bïó ó hh#C`ó p½?Ç Ç 9Æ 0´Ão +Ð0¼ pG )
|
Ð *Ð$h$£B Ñi -Ðà0¼ pGÍÐ0¼ pGÁdF@1
|
J !Áf"P!!Ág£BÑi )Ð IÁfïó"ó hh#C`ó0¼ pGIÁfíç_Î ýÍ µðEÿ½pG IppG IppG pµF F F ð,ø(Ñ p½"hP áhû÷þ!`#i!hYC£hÈ)F"iû÷Oþ íçµ`Â`a$D` $`½µF"hP áhû÷÷ý`hBÑ ½ üçµF"h áhû÷éý`hBÑ ½ üçpµF F Fÿ÷Þÿ(Ñ p½#i`hXC£hÁ(F"iû÷þbhP áhû÷Êýa` íçpµF F ,Ñ@ p½ ¿ h¨BüÓ h@ `bhPáhû÷´ýa` ïçpµF F ,Ñ@ p½ h@ ` ¿áh hBûØ¢hPáhû÷ý¡` îçÿµ°F FF ' .Ð (Ðáh hBÓ ÀC°ð½!hàh@¨BÒ ÀCõç h@áhB Ù¡hàhG!hàh@éBÒ ÀCäç¢hÐáhû÷iý1`y` ÙçFHhpGFhpGF *Ñ@ pG P```Ñ` ¿÷çF )Ñ pGh (Ñ ùç ÷çF )Ñ pG
|
hÈhBÑ øç öç´ µ Hÿ° x°(Ð °°¼°G!«IhFðeÿhFû÷ýFiF ðÃýêçT µJx*Ð ½
|
FF ð´ý½ T I h`!qI`pG ¿ïó ( ÐpGH h (Ñ ó ¿ ¿H h@ I` ¿îçø pµF F ðOø (Ð ðKø !É@ i (Ð ðCø "Òi G p½ [H[J pµF F ! # *Ð ,Ñ ÀCp½ ! #àÈ M(X (ÑØ XÍ
|
NpQØ @hÍ h`H h@ M(`[ I P)Ò£BäÓ Þç H hpG H hpG øµFF %6à $àÿ÷ñÿ (Ðÿ÷íÿ !É@ i ( Ðÿ÷åÿ #ÛÀi(À KX Gd ,Úÿ÷Ðÿ)BßØÿ÷Ñÿ (Ðÿ÷Íÿ !É@ i (Ðÿ÷Åÿ "Òi Gm ÿ÷¶ÿ¨BÄØ ø½ %-16s
|
F )Ó ÀCpG" HCKP " HCÀ` òçh. pµF $ -Ñ@ p½ $ à `C IX (Ñ! `CJPàd ,ðÓ ¿ ,Ñ ÿ÷Øþ ÀCäç,` áçh. timer ID is full
|
µ $ ¿Aà `C!IX(:Ñ `C@h I h `CJÀhB,Ù `CF@@i ( Ð `C@ y (Ñ! `CP
|
à! `CJPHh `C`"bC KÒi"bCÒQiGà! `CJPd ,»Ó½ h. ðµF ,Ó ÀCð½& `CO>P `C>Fq Hh `CÀ` `C>FÂ` `CCa `Ca ßç h. H h@ I`Hh@h !R HAI
|
`H`pG ¿ïó ( ÐpG H h (ÐH h@ I`H h (Ñ ¿ó ¿ ¿ ¿êçø pµF F)F Fû÷¬ûp½F0)Û9)ÜF08àA)ÛF)ÜF78àa)Ûf)ÜFW8 à À²pGµF F $àxÿ÷ßÿ!DR [ +öÑ F½´ðµ
°F " ,Ð (Ñ °ð¼¼°G ¨Ïà )Ñ x%(Ñ @xe( ÐÉà x%(nÑ @ x @ e(wÐÜ*(Ðd(sÑàp(rÐx(ùÑ>àà x xBÐd I àà )ôÑ ¿R à & # % Îà x .Ñ-(Ñ& à0( Û9(Ü&
|
&^CF0?ó ààd I )äÑ ¿.ÑÞCs - Ð+`R Xà # % Î à x0(Û9(Ü F0?óàa(Ûf(Ü FW>»
|
àCàA(ÛF(Ü F7>» ààd I )ÝÑ ¿ - Ð+`R *àà$àÿçÎ % #%F à&x ?x¾BÐ[ ààd I )óÑ ¿ (Ð`C`R àË ( Ð`R #à " ¿ ¿( Ñà x xBÑd @ I à "à x ( Ð*ç ¿ F ç´øµF F % ¨ !F0F ðeüF ¥B Óe (Fø¼¼°GþµFFF & ,Ð -Ñ þ½(Fû÷
ú BÒ õç 8 & à )F û÷|ú (Ñ ççv BòÓ áçpµF F ,Ð -Ñ ÀCp½! F0ÿ÷ü F 0©hÿ÷ü òçpµF F ,Ð -Ñ ÀCp½! F0ÿ÷ü F 0©hÿ÷ü òçµF , ѽ F0ÿ÷gü(Ñ öç F 0ÿ÷_ü(Ñ îç F0ÿ÷Eü !HC!h@åç|µFF % , Ñ|½ F0ÿ÷Pü (Ð öçkFª1F F 0ÿ÷ðû (Ð ëç F0ÿ÷"ü !HC!hE h@(`n` ¨`(FÚçÿµ°FF F ' hCBÓx °ð½ /FGC&`g``h `Áá`)F F0ÿ÷úû F 0áhÿ÷õû æçþç µL "! Fý÷üü "! Fý÷÷ü
|
ðù"! Fý÷ïü
|
ðù "! Fý÷çü½ PµL "! Fý÷Üü"! Fý÷×ü
|
ðxù"! Fý÷Ïü
|
ðpù "! Fý÷Çü½ Pøµ $NF%F "!0Fý÷¹ü
|
ðZù"!0Fý÷±ü`!0Fý÷¤ü (Ðd ä² ðHùm í²-áÓ /Ðÿ÷ÿ Fø½ÿ÷µÿúç PpµNF "!0Fý÷ü $è Ð" à "!0Fý÷üh
|
ð"ù"!0Fý÷yü
|
ðù "!0Fý÷qü
|
ðùd ä²,ÝÓp½ Pµ L"! Fý÷`ü"! Fý÷[ü "! Fý÷Vü
|
ð÷ø "! Fý÷Nü½ PµL "! Fý÷Dü "! Fý÷?ü
|
ðàø"! Fý÷7ü"! Fý÷2ü
|
ðÓø½ PpµM $"!(Fý÷#ü ðÄø"!(Fý÷ü ð¼øàd ä²ú,Ùÿ÷Æÿ p½!(Fý÷ü (ñÑ "!(Fý÷ü p½ Pµü÷ú½µ7! ðpø!! ðlø@!" ðhø!# ðdøª!0 ð`ø
|
H!2 ðZø!3 ðVø_! ðRøH ðø
|
ðvø½h £ µF ð!ø ( Ð ½µFÿ÷Yÿ2 ÿ÷(ÿÿ÷ÿà²ÿ÷#ÿÿ÷ÿÿ÷Mÿ3 ÿ÷ ÿÿ÷ÿ ÿ÷éþFÿ÷^ÿ F½µ Fÿ÷ßÿ p ½pµ FFÿ÷4ÿ2 ÿ÷ÿÿ÷kÿà²ÿ÷þþÿ÷fÿ(Fÿ÷ùþÿ÷aÿÿ÷?ÿ
|
ð+øp½µÿ÷ãÿ ½µHý÷ü½ ðµ°F &ïó ó4K hÂÑ3IÎh!@hÁhAi
i *Ñ.HjÇ:CbjºCbF(C<Ð&H"hÂBÑ%HÃh"CÃ`'F 7 )Ð hi#Ca hAa! F ð;ø( Ѹs!h H` -Ð hi"Ca h
a! F ð(ø( Ѹs!h H` H!hÁBÑ HÁh"C1CÁ` hiII a!h`!hÈ` ó°ð½ ÿ¿@@ @pµF F $ H
|
I hú÷Aÿ}!É HC2h@ ( Ñ$h)FCÐ (õÑ Fp½ N ô µHþ÷>ý½ 8 µ ðø½ pµM &,F < (Ð!Fx(Ð(
|
ÑI Ȳ p (Ò(Ð (X ð$ùp½ ðwù ý÷¤ø¦pà )õÑ(hñçI(i h ðùp½ ð\ùp½ l ` µ° iFHp pIA I!iF ðhþ Hÿ÷§ú ðGù ðßød ý÷rø ÿ÷ÿ ° ½¸' ¸+ d Hx (Ð pG pG` (Ó ÀCpGà HÁP pG ' þµ %hFpÿ'
-L.N74àhF x ð^øhFx0x"T@ À²0p 8Áª)ÑU(Ñ9F!Hú÷èþ5p HiF@ I hBÑ y( Ñ`y (Ñ y( Ñ9FHú÷ÒþH5pp y(Ð(ÐiF ð·ý (ÄÐþ½ IhFJyqyAqHÁ àIhFJyqyAq I@9Hðþüd ðþðíø & ` ` : ¨ pµ I KJx*Ñh*ÒTR ` "
|
(Ð (Ð)à `Hp%àJph ,!Ð 8ÂwMHhÿ÷Ûù¢!F(Fÿ÷ ü (Ð)F ÿ÷Úø à ¢!F(Fÿ÷óû (Ð)F ÿ÷Íø ÿ÷äþ p½` 8, ok [R] %s
|
error µH" hý÷ ù½ ' µ ÿ÷Æþ½ ´0µ°«@!¨ðø %¨ú÷SþF© ðxþF
|
H}" K !@hÿ÷ú© ÿ÷ø F°0¼¼°G©¢ ` [S] %s
|
pµF H Fx (Ð ÀCp½ ð ø ü÷Iÿ"F)F ðHþ ü÷Aÿ ðø p½ ` µH "hý÷Dù½ ' µH"hý÷:ù½ ' µ !H J`ÁcB``"c"aFÁ` 2pÿ#QpÂ3Cbbsca"AcBaÁaü÷©ü (Ðr¶þçH iFHü÷ïû (Ðr¶þç ½ $@¬ ðµ°!hFú÷£ýAHÂj!
|
CÂbÂj
|
@Áj%)CÁbÁj)@Âj!
|
CÂbÀj'@? "6I8Fý÷Üø "4I5Hý÷×ø"8Fý÷Òø"@!0Hý÷Íø&6 $iF8F ý÷ø*H iF8Fü÷ùÿ$H8 iF!Hü÷ïÿ"H iF Hü÷çÿ iFHü÷Þÿ iFHü÷Ôÿ@ iFHü÷Êÿ(ý÷ø "F ý÷^ú ý÷Oú "F ý÷Vú ý÷Gú°ð½ @ A P ¢ µÿ÷/ÿ ð ø ðø ð³ø ð ø ðCø½µ H
|
I`á!IA` !`Á`aa "bBaAbþ÷üû (Ðr¶þç½ H @8 µLH `ÿ 0`` `à` a`aàa! bI`b¡a b àb Fý÷1ÿ (Ðr¶þç hh@"C`½ 0@Ð µ° $"H I` !`A`aù!DaÁ`þ÷ø (Ðr¶þç ©Hþ÷ø (Ðr¶þçHþ÷ù (Ðr¶þç©H ý÷±ÿ (Ðr¶þç` "iFHþ÷ù (Ðr¶þçHþ÷àø
|
°½ @( µ H
|
I`á!IA` !`Á`aaÁa "bBaAbþ÷iû (Ðr¶þç½ 8@À µ H
|
I`K!ÉA` !`Á`aaÁa "bBaAbþ÷Mû (Ðr¶þç½ D @H þç ðµ°
|
ð0ÿ} @ðGÿøL %ep÷Hàd`| (Ó `t y
|
(Ù
|
q¥p }' (Ð(Ð'v à%víHîN x0qíH xðqàjðp
|
1r@ àb y°tB 0FèI0ú÷éû yåI @ `10 ú÷ßû y!B HCßIì10 ú÷ÔûÜI ^ (ÐÛJ yÔNÀ xSvIxv!qrÕIÌJ x±r¡1s1F 29x uRxJu "1 0ð¯ÿ y !À 0ð»ÿðsý ð
|
ÿõq¥t¥s tåsÄHý÷iø F¥p yú÷þÁJÁKú÷}ýð7û "¿Kú÷Åüú÷Íþ Á ²!ÉàBÓ@à¸H càx@ àp²Hý÷Dø¬N`¤>0F"0 <áªHý÷4ø`O à§Hý÷.ø²`áBÓ©JBÓ ! ðÕý8B cìÐ kA !Ð@~Õ"Ò ! ðÿ ! ðÃýAHI'F "¤8¡dð
|
þðÌý8e ðbþ ðþqz)ÁÑàðyý"Ip ú÷cû (·Ñðtÿùe¸eð]ÿyf8f¸xjF@ ¸p|H«8zp@zPp 9B~ÑwI 1p #n ðÿoH|O0À8lH0 pHü÷Áÿ`ðüð| `uÐ"rIp ú÷&û ( Ñ aI tÈq lÊ18²`Hât0ú÷ØújHp\H`0 h`c càcñ| àà) Ð!u¡l&)ÑRINJ1É
QK´3B
|
Ý (Ý )Ðà}A áu(Ù%p àåuåp sàs SIÿ0Ã0² B ÙIB@ 8}!@ ²É 8B Ó=8}!É HC¡@ d!y àà ð=ÿàû÷Èþ ;n@ À² ðÿ/J2!Ap F08@hxc¸lF&(ÑF@ \1A H"I`F01@ü9 HaF "yn8n<F3T
|
8C
|
R *÷ÛâlakBÚJcF02ÒX *Ð*ÐBÝád à:F ! ð þ y¡x@ BÐ ðýaàB)Ò½æ ?B 8 ¤ < ü ¨ p á? @ Ð'$: ` d X ç OJBÑØ {&( ЦsðûKJ ! ðÃýáx )Ð F
|
)ÙÅp%pû÷~ûàx (Ð ðùû÷Bú | (XÐ?I xcrHx rxâq+ÐNà kál28BÚ¡y FI ɲ¡q)äÙ
qp%sû÷ÿÖç¥qÚç(Ð/O(ÐÈ(1Ò8É ú÷®ùðød ðµù|æ(O8h@ "ÑÈxú÷ü8` à!I"É ¸ ú÷×ù (Ð z I8âyÉ ú÷ùð÷ÿ} ùÀ ú÷BùIFÈ ú÷<ùI 'àHI} 89@[I[BÐ&pû÷<ÿ s
|
I ´9HS ÿ² yBèÓJ !2 ð6ý °ð½ : Ð'$ h t p ~ øµ/LFài.J(A bBÒ!a^ú÷+ü*J*Kú÷)ûF F ^ú÷!ü2F;Fú÷múú÷Qü p H#Ã^!H!H F H à`FHC O²80'xCd'd0xCO`aÀ
B ÒȲI"`i¢^AÉ¡aàaø½I !p!x±BÞÓ0 BCHd!HCIAáa`a!@a^À@ aø½ ( Ï ¹?¾ ~ p | xìÿÿz t' À½ðÿþµ)M)I ²(I/ú÷¸û&J'Kú÷¶ú %H1Fú÷~ø$LáB·BÓ ("H àF ú÷±û3F*Fú÷éùú÷ñû`%²í¨BÓ@`àú÷ ûJKú÷òúF`F ú÷û2F;Fú÷Îùú÷Öû² ¨BÓ@ I hHa àþ½ z p V-b@@áz ( øSã¥>@ pG øµ%Lm)F Fü÷Îû (Ð} À ðlø)F Fü÷Äû (Ðî '?)F Fü÷»û (ùÑd ðZø "1F8Fü÷¸ûðçø½ PµH "hü÷¬ûû÷·ý½& µH"hü÷ ûû÷±ý½& à HÁPpG& ðµ
°JHû÷ÁþJHý÷~úIHý÷ûIHý÷ÀýHHý÷½ýHHý÷ºýGH x (Ñ ðü!hFú÷ ø $&' iF ü÷¨úõ iF ü÷úý÷"û7HkCc6Hh"C`!Fü÷Týý÷8ú ðÌÿÿ÷àú ðÿ ðÿ ðÿ & iF ü÷uú "! ü÷0û iF ü÷fú ")F ü÷!ûM(hÁÑN1hBÐHxH)Óÿ!àÿ! J``J!F`J F`
|
F h ðøû(h0` þ÷ú°ð½ ¬ Ð ( 8 À H 0 @ p @( 4 8 $ waku up
|
ðµ°ðjý]H ðû]M([H ð}ûhXH ðxû¨YHWIFA@4áá'? ) Ñç!yipRHçGQJÁpQJÁpPJp¡y)pOJzpNI`NJ!Àù÷äþKIF0Fù÷Þþ ²HH} À pCú÷úEJFKú÷jùú÷XúDI² CHCHÈ ù÷ÃþBI"AH &¯è} À )Ñ/Iè
|
p
|
!©-Ipéù÷«þ5I7I7H ü÷¼û (Ðr¶þç 4M4O(Ñ4HiFr¶!2Hû÷Yú (Ð"iF/Hû÷øúb¶. ðºø¦ð5ýd ðÔþý``(ÑHfð)ýd ðÈþý` (Ñ&ð ýd ð¾þý`H!JBÑÀ ( Ñý`°ð½ O G h ¸ x y f ` j l h øSã¥>@n r p ~ z ÿ ú í પ 8J ½øÈëÉý¼¶Ä£Ê½
|
ªU µI@ bÿ õ0ðèü ½ Pÿ#F µ HBÑ ð¾ø ½BÑ ðUø àÿ*ÐBÑ ðþø ½ ð ø ½ *üÑ ðxø ½ ÿÿÿ µ ð/ø ð-ø ð+ø ð)ø ð'ø ð%ø ð#ø ð!ø ð ø ð ø ðø ðø ðø ðø ðø ðø ðµø ð³ø ð±ø ð¯ø ðø ð«ø ð©ø ð§ø ½H@!a ¿ ¿ ¿ ¿ ¿b ¿ ¿ ¿pG P µ ðø ðø ðø ðø ðø ðø ðø ð
øÿ÷Ýÿÿ÷Ûÿÿ÷Ùÿÿ÷×ÿÿ÷Õÿÿ÷Óÿÿ÷Ñÿÿ÷Ïÿÿ÷Íÿÿ÷Ëÿÿ÷Éÿÿ÷Çÿÿ÷Åÿÿ÷Ãÿÿ÷Áÿÿ÷¿ÿ ½ µÿ÷»ÿÿ÷¹ÿÿ÷·ÿÿ÷µÿÿ÷³ÿÿ÷±ÿÿ÷¯ÿÿ÷ÿÿ÷«ÿÿ÷©ÿÿ÷§ÿÿ÷¥ÿÿ÷£ÿÿ÷¡ÿÿ÷ÿÿ÷ÿÿ÷ÿÿ÷ÿÿ÷ÿÿ÷ÿÿ÷ÿÿ÷ÿÿ÷ÿÿ÷ÿ ½ µÿ÷ÿÿ÷ÿÿ÷
ÿÿ÷ÿÿ÷ÿÿ÷ÿÿ÷}ÿÿ÷{ÿ ð ø ð ø ðø ðø ðø ðø ðø ðøÿ÷iÿÿ÷gÿÿ÷eÿÿ÷cÿÿ÷aÿÿ÷_ÿÿ÷]ÿÿ÷[ÿ ½ H@!a ¿ ¿ ¿ ¿ ¿ ¿ ¿ ¿ ¿ ¿ ¿ ¿ ¿ ¿b ¿ ¿ ¿ ¿pG P µÿ÷ãÿÿ÷áÿÿ÷ßÿÿ÷Ýÿÿ÷Ûÿÿ÷Ùÿÿ÷×ÿÿ÷Õÿÿ÷Óÿÿ÷Ñÿÿ÷Ïÿÿ÷Íÿÿ÷Ëÿÿ÷Éÿÿ÷Çÿÿ÷Åÿÿ÷Ãÿÿ÷Áÿÿ÷¿ÿÿ÷½ÿÿ÷»ÿÿ÷¹ÿÿ÷·ÿÿ÷µÿ ½µ (ÐF !H K hþ÷ù½ ðø½u· Ir¶HÈ`¿óOpG ú í àøµnL &nOæp 8mIÈ z@ rÀÐàA á(ÒÈ à ÀCÿ÷ü
|
ððÿ} @ðøaM ®rhr`HÁ} À ù÷ühs]HXI x¨s(F 18
|
xuIxAuWJ 0xpÑxApA F 0~Êp@~qPH"0~Jq@~q " 9 ð©ø ! ð·ø ðøIMàþ÷ü ! ð ÿ(B cöÐ kA vÐ@rÕ"Ò ! ðaø ! ð
|
ÿA9HI "´0¡dðRÿ5M´5hz([Ñ"6Ih ù÷µü (TÑè ziF
|
p@zHp©z9È ù÷#ü)I.O({à(F(8À8(F(8 )Hü÷'ù` (Iÿ0Ã0² B ÙIB@ 8"I@ ² 18B Ó>8}!É HC¡@ ! d ðîøhF ¨|I qÇ1B F F0ù÷-ü y)FB Hù÷'üàÿ(Ð&s pû÷éùø½ÿçðkþ p ~ ¤ h ¸ Ð'$` d ç pµ°!hFù÷üN "!0Fû÷eÿ% $ iF0Fû÷þ iF 0Fû÷þ ðìû°p½ P pGpG øµF jFMU"*pª"jp"ªpf îp*qiqJI ¬q"Fè ù÷Àû à)jFxjF@ °BõÛa ¨ ú÷¸üFhF) xÈqhF@xr"F 2I ðüø½Ì h øµFFF" FÑ û÷ ÿÿ÷%ý Fÿ÷.ý8Fÿ÷+ý0Fÿ÷(ý(Fÿ÷%ýÿ÷ýø½µ! "É û÷çþ½ ÿµF H° F "
|
ù÷kû H",0 ù÷dû H IX0 `h °1@9xpyxApHI m1Q°ð½ þµ Fÿ÷øù$Hü÷ø$L²
|
@À ù÷&þFF iù÷5þ J Kù÷ý Fù÷,þ+F ù÷dü2F;Fù÷`üù÷hþ
²eàù÷ þJKù÷oýFF(Fù÷þ2F;Fù÷Lüù÷Tþ² À¡BÓ ¡
BÓ(`I` hHaàþ½ ( øSã¥>@µú÷ûý÷þ ( Ðý÷þ $ä i (Ðý÷ þ i G ½ OK
|
µú÷ûý÷ýý ( Ðý÷ùý $ä i (Ðý÷ñý i G ½ OK
|
µ(Úý÷áý ( Ðý÷Ýý $ä i (Ðý÷Õý i G ÀC½Hhù÷ïú (Ñý÷+ü ½ debug_off flag
|
µ(Úý÷µý ( Ðý÷±ý $ä i (Ðý÷©ý i G ÀC½Hhù÷Ãú (Ñý÷ü ½ debug_on flag
|
µÿ÷!úý÷ý ( Ðý÷ý $ä i (Ðý÷ý i G ½ OK
|
µÿ÷úý÷oý ( Ðý÷ký $ä i (Ðý÷cý i G ½ OK
|
pµý÷Uý %í ( Ðý÷Oý@ i (Ðý÷Iý@i¡ Gý÷Bý (Ðý÷>ý@ i (Ðú÷Ðùù÷pýFFý÷2ý@i H"Fx3F
|
¨G p½v1.0.0.4 Version: %s
|
8 Battery: %u%% %.2fV
|
µ!Hý÷Íü ½ àî pGµ(Ðý÷÷ü ( Ðý÷óü $ä i (Ðý÷ëü i G ÀC½ ½usage: rtc_set yyyy mm dd hh mm ss
|
µ ÿ÷ü ½µ $ä(Úý÷Áü ( Ðý÷½ü i (Ðý÷·ü i G ÀC½ý÷®ü ( Ðý÷ªü i (Ðý÷¤ü i G ½set_adc normal_min normal_max error_min error_max error_cnt
|
OK
|
µ $ä(Úý÷sü (Ðý÷oü i (Ðý÷iü i
|
àý÷cü ( Ðý÷_ü i (Ðý÷Yü i G ½ ERROR
|
OK
|
pµ % $íCä(Úý÷Aü ("Ðý÷=ü i ( Ðý÷7ü i àHhù÷Tù (Ð(Ùý÷*ü ( Ðý÷&ü i (Ðý÷ ü i G(Fp½ý÷ü ( Ðý÷ü i (Ðý÷ü i G p½set_dev_id id
|
id error
|
OK
|
µ $ä(Úý÷ïû ( Ðý÷ëû i (Ðý÷åû i G ÀC½ý÷Üû ( Ðý÷Øû i (Ðý÷Òû i
|
G ½set_ip [server_ip] [server_port]
|
OK
|
µ $ä(Úý÷¯û ( Ðý÷«û i (Ðý÷¥û i G ÀC½ý÷û ( Ðý÷û i (Ðý÷û i
|
G ½set_wifi [ssid] [password] [ip]
|
OK
|
µÿ÷'ø ½µþ÷ú ½Jh8#²CC`pG 0@pµL x (Ð %(Ð(Ð(Ñþ÷ üp½ÿ÷1û`{A as à%pp½ú÷»ùp½ú÷èý {A !s(óØp½ µý÷Iüû÷û½µ°4!hFù÷#ø!¨ù÷ ø ! ¨ù÷ø"Hh$ä¡CÂ`û÷dý Hi¡Ca ÿ 0 @ $
|
hFû÷Àÿ (Ðr¶þç !¨û÷Cþ (Ðr¶þç ¨û÷jý (Ðr¶þç°½ p @@@IH`pG P í àð´h$¤MNO BШBаBиBÑp#CKhC BШBаBиBÑ#CËhC#C iC`hÂb hb!Aað¼pG @ @ @´ÉÉ#@jCbj@Cb¼pG0´hÿ%-¬CC C#C`0¼pGhp#C
|
C!
|
C`pG0´jRR bjDhip%«C h C#ChCD`
aIhAcb0¼pG0´j#CbjEhi$$¢C$$¢C h$C "ChCE`aIhcb0¼pG0´jÿ#3CbjDhÃip%«C h+C%mªCh-CD`ÃaIhÁcb0¼pG0´j#CbjEhÂi$$¢C$$¢C h$C"RChCE`ÄaIhdb0¼pG0´jjdd bið%¬C"C
|
$£C Cab0¼pG0´j$£Cbij%-«CC #C !Cab0¼pG pµÿ$M4¬b¯ ðÌþ¬aðfù LM `àð`ù `ý÷ þ`h@ `` h¨BôÑð9ø ``ÿ÷gþð3øðøp½ P 0ÊÞµ H IjB Ód ðþ¿óOIHÈ`¿óO ¿ýç½ 5w ú í à´ÉÐhJh#[CjCJ`ÕhJh#CÃjCJ`IÕhJh#CkCJ` ÕhJh#ÛCCkCJ`ÉÕhh#CkC`Õhh#[CÃkC`IÕhKh"lC#CK`lBÑhJh#[CClCJ` ÕhJh#ÛlCCJ`¼pGðµ°F&F '6w`û÷ù h h%F `5 ( Ú*H ! "I F ðü (Ðïó ó hh#C`ó àg/v °ð½ h h@)ÕH ! " F ðyü ( Ðïó ó hhÿ#!3C`óïó ó hhRR `ó 0`/v °ð½ àg0`'fgf/v °ð½ ÿÿÿµj "F@1JJü÷oû½øµjào%F5.h!hh ' )Ú!(ÑR S F ðßø hh@Õ".ÑZ S F ðøhh!Ch` Fü÷Iûø½pµFj h h # )7ÛZ! Rïó!óh hÿ%5¬C `óïó!óhhdd `óïó!óhh@%¬C`ó "!
|
Pn)
|
Ñïóóh h%¬C `óCfn)Ðü÷§ýp½X! Zü÷Øúp½µj!Afn)Ðü÷ý½X! ZIü÷Èú½µFj h hÔ "R!
|
Rïó!óhh$£C`óïó"ó hh@#C`ó½ü÷þ½µjü÷þ½´ïó!óh hÿ$!4£C `óïó!óhh[[ `ón)
|
Ñïóóh h$£C `ó "!
|
P !ff¼pGµïó!óh h@$£C `ó !Ág !Áfü÷7þ½´ïó!óh hÀ$£C `ó !Ág¼pG pµF@1F2hFh"-Ði!Cap½RjEm@*Bm BeJR JJ *ñÑïó"óhhÿ&!6µC`óïó"óhhmm `ó ""` $fDfKhBÐSh Õïó%
óh&¶µC`ón*Ðü÷½üp½fïó"óhh$¥C`óhÓiÛCÛ Ôb ü÷Üùp½ H @pµF@1F2hFh"-Ði!Cap½Rj@CmpBmR BeJR JJ *ñÑïó"óhhÿ&!6µC`óïó"óhhmm `ó ""` $fDfKhBÐSh Õïó%
óh&¶µC`ón*Ðü÷Oüp½fïó"óhh$¥C`óhÓiÛCÛ Ôb ü÷nùp½ H @øµF %O h"i¡hãiCbiCChK@
|
C` hAh"CâhCA` i!h¹BÐ"jCh #CC`I"hHBÑÀhÐ( Ð(Ð(Ð!Bà!@à!>à!<à!:àvIBÑÀh !@Ð( Ð(Ð (Ð!+à !)à!'à!%à!#àlIBÑ ! àjIBÑ !àºBÑÀh!@ Ð!@ Ð@ÐBÑ!à!à !à!à! à!]H[N ºB6Ñ )Ð)Ð)Ð)Ð % (aÐbhQ QBØBÒ%àû÷¢úðç1hÉíÔFëçû÷ºúèç ÀåçP #0YAø÷èú! DJABØ!hÈ`jà%hà"çiÒB4Ñ )Ò D?yÿ¿D
|
û÷púàû÷}ú à1hÉÔFàû÷
úàFà % (CÐah@ Jø÷úF+I:BØI @ B
|
C hÂ`0à%.à )Ò D?yÿ¿D
|
û÷;úàû÷Hú à1hÉÔFàû÷PúàFà % (ÐahJø÷húFJ9BØ!h²È` à% fàf(Fø½ H @óiÿï 8@@@ D @ L @ P @ @ = ÿü ïÿ pµFaeX S !%F5i`" (``o (Ð!KÃbco!Hcco HXc`oc!hfmF$12F`oú÷û (Ð h` (` p½ i ( Ðïó ó hhÿ#3C`óïó ó hh"C`óïóó hh@#C`ó p½
Æ Ç 9Æ p´AeF@1
|
J $f#hÿ%BÑi *Ðà+Jà& * Ð%-ªBÑi * Ð?" ài *Ðàà àF1L`""
|
`ïó!óhh%,C`óhBÑi )ÐIfi )Ðïó"ó hhÿ#!3C`óà Ifëçïó"ó hh #C`óp¼ pG ÿ É AÈ ´Áo!)ÑF@1J * ÐÂlhÒÒ bÂl ÂdH@ H¼pGïó!óh h$£C `óïó"ó hh@#C`ó¼pG´Áo!)ÑF@1J * ÐÂlhxbÂlR ÂdH@ H¼pGïó!óh h$£C `óïó"ó hh@#C`ó¼pGÿµ° FFF hÁi0FC'Ð ¸BEÑ F0 8h 6Ðú÷¿ü@¨BØ -Ð hhI*ÕÁiÉC Ô h%b Fÿ÷AüE` v °ð½ Öç °ð½ÀiÀC Ô !hÀb Fÿ÷)ü !A` v °ð½ hÁi0FCÐ ¸B¾Ð °ð½ øç µHû÷Òþ½ À µHû÷Êþ½ H øµ M 4Ð(2Òt!HCID x (Ð("Ð(àáh hB`h @o h@h'iÀø÷ø)ØÑ hÀiÔ8x0pai iBÑ h à@ a %à F01Fü÷ú (öÐ(Fø½ ÿÿÿÿ¸, pµ FÐ.Ó ÀCp½t!HC!IT"xEjp`x¨p`h¨`¡hé`bx *Ð*Ð à(a@@ haà(F0#¢hahü÷Aúàhèb i(c i(g`ihc x (Ð(Ñ!F 1É(F80ü÷¿þ`x (Ð(Ð(Ðà0F ð øà0F ð!ø p½ ¸, 8µ It"PCBPhhàLjkF Ëi÷ÔhaÓhÌd Ta²ü÷Wø8½¸, t!HCIµ@Fh1@h"ü÷}ø½¸, pµFt IhCD x (Ð(Ð à h aáh@@ `aà F0#âh¡hü÷Õù`x (Ð(Ñ!F,1É F80ü÷[þ x (Ð(Ð(Ðà(Fÿ÷¥ÿà(Fÿ÷½ÿ p½ ¸, pµ Ð(Ó ÀCp½t!HCIDt! Fü÷Xü e`p½ ¸, µFI t#CC[[hBÑt"BCQx )Ð)Ð)Ñÿ÷ÿ½ÿ÷mÿ½@ À²(åÓ½ ¸, 8µFH $t"bCRhBÑt!aCx) Ð)Ño )ÐnÀ²G Fÿ÷eÿ8½njFpiF0ü÷?ùóçd ä²,ÛÓ8½ ¸, ÷µ° ! F )Ð -Ð(Ó ÀC°ð½t!HC+IFpx4F84 (Ð( Ð(BÐIàü÷:ú F)Fü÷ý 3Ð F9Fü÷Wý*F8h÷÷oÿ Fü÷eýFü÷³û !h²phü÷Kø+àü÷ ú F)Fü÷sý Ð F9Fü÷9ý*F8h÷÷Qÿ Fü÷GýFü÷û !h²phü÷ø àü÷û ÀC àFd CCª²phû÷ÿ £ç¸, pµ J !t#KC[hB1Ñt AC`x (Ð(Ñ F80Fü÷ýF(Fü÷åü(Fü÷ý (вh`hü÷Oøp½ F80Fü÷ ýF(Fü÷Ðü(Fü÷ùü (ðвh`hû÷àÿp½I ɲ)ÃÓp½¸, øµ>L #!x=J F)Ð)GÐ)PÐ)RÐ)SÐ)TÐ )VÐ)XÐ)ZÐ[à¡x &J à1O¿]û²v BøÛfy'yQãxbxÉÉ@ÀC Ñ.Ð.Ñ%H$IÀ÷÷µþð ýd ð¼þ¿óO!I HÈ`¿óO ¿ýçYFþ÷Ëú%påp¥p¥qø½¡yPTI Ȳ q¡xI BõÑ à`p pø½àp úç`q ÷ç påp óçU(Ñ ïçª(Ñ ëç(Ð%påp¥pø½ p qø½ h h ú í àpµL k ((Ñ!i j@
|
(#Ó %eb(F%bÿ#åaFF£aþ÷·úþ÷ÿ j aà J@ ²àx)Óåà(Ù)Ò p à¥ppþ÷ºúp½ « pµ Hú÷þú L% à Hú÷öú² ¡ÿ9-9BÛ¡²BñÓIBîØp½ ( ´µ©KJ ð ú¼¼°Gíé ¤ |µFF F ) ÐI KjF!F(F ðôù !p|½µà ! Ð!F
|
ÐF9 ÐF ÐF BÐ pGpGð´ ²&F²^C F7 XC6 !yAFnC7 6yA&FnCð¼pG0´tFd %xd «B Ò Fc][ ã0¼G ¿óOIHÈ`¿óO ¿ýç ú í à¿óOIHÈ`¿óO ¿ýç ú í à HpG¨ àÈ Á *úÑpGpG àÁ *ûÑpGµ !hFpkF"!, ð[ù!hFpkF", ðSù½8µFm iFpkF"I. ðGùI ,ÐJ àJ. ð$ù8½ 8µFkF" !6 ðþÿ³!# ÿ÷ÿ:::: '::/4H: !hFp@xAI àiFx @ àiFx p àhFx
|
@H2pAx ChFApàhFx
|
@p@xAIôçiFHx!CàiFHxý!@iFHpkF" !6 ðèø" «F6 3ðáø8½iFxÏ!@iF 0Êçµ!hFAp!pkF" !6 ðÍø"Ò!- ðø ðìü ÿ÷ÿ½µ
|
iFJppkF"!- ðµø iFpkF"!- ð¬ø iFpkF"!- ð£ø
|
!- ð=ÿ½ðµ ´° !CÐQHQJPC(Ð(@ &MOMI (ÚDBà$I£(ÑÁC``Â`A` °ð½@BäçF! ?J QAààÐ2F;F ÷÷fþ 2F;FFF÷÷^þFFd ,êÑ ( Ú÷÷Pþ ÷÷Lþà÷÷±þ ÷÷þFF "(K÷÷ÝÿØ ÀCFà "%K F1F÷÷ýø÷ ù$ à ,
|
Û
|
" #÷÷ü02Ud F
|
CòÑ"d +Ð#CÑ
|
àCÐ wçm àBÝ #m àBÚ #m +îÐ`Á`0À~çüÿÿM @ ð?0 ðC à?ÿµ°F %â%(wÑ $'FýI àCv 2x :@B÷Ñ0x*(Ð"0xF09 )Ø
|
#YC09@Cv ñçÈ )Ú @CHB Cv 0x.(Ñ Cpxv *( Ñv È à
|
!OC0?Çv 0xF09 )õÙ0xl(ÐÜL(Ðh(Ðj(Ñàt(Ðz(Ñà @C à! à! CqxBÑ $v v 0xf( ÐÜX(}Ð Ü ({ÐE(öÐF(ôÐG(Ñ¥áàc(5Ðd(pÐe(Ñáp(lÐÜg(ñÐi({Ðn( Ðo(Ѻàs(.Ðu(qÐx(YÐGm ~á`@( Ð( Ð(h Ð ` páêh `J`öçh òç pðçjFxr Pr¨ àÈ ÀCa Õ !àI ¹BÚBøÛ Q\ )ôÑ à !àI BúÛ \ )õÑG!F8F ðú@E àOà,áàNà xI G@ @ òÑ!F8Fá7à
|
! `A)ÐÊÂF)Ð
|
àÀ ÁÉ ÉFà ²ÂF)Ñ@²ÁF "aFEÚ
|
F !@BAF-!à!Õ+!jFs!àáÐ !÷çUà
|
|
à à ! C'à ! `A)ÐÊ "F)ÐàÀ ÁÉ ÉFà²) ÑÀ² !!)Õp)Ð !J@CÐà@!jFs!àaFCÐ0!jFsQs! !J@C
|
ÑaFCÑaÕ0!jFs! X)Ð5¡ © à7¡ùçaF ÷÷)úF\ R paFCðÑ © 0`Õ C à'BÝ8 à A @àÔ!F ð³ùE 'à¨À]Gm BõÛà Õ!F ðùEà0 Gm H )õÜà xI Gm H )ñÜcá ( 0123456789abcdef 0123456789ABCDEF ðZùEv 0x ( Ðâå(F°ð½` Ô'À ÁÉ Hh
|
h1ÃÛ Ð¡à!Õ¡àáС à¡C [e( ÐÜE( ÐF( ÐG(AÑAàf(Ðg(<Ñ<à !/Û àx ©¨ÿ÷èü ! Pà À © ¨ÿ÷Ôü " )ÐFày @8Õà@B@ x ÀCà/ Ú' !/Ý à8F ©¨ÿ÷¨ü ! ! Ô¹BÛ à)ÝI Q\0)иBÚ Ú!àI íç (Ü A àA B Ý @@ À ÔBÛ ÀC iFÈw¯!7ÉB$Ð + ( Ú@B- à
|
!÷÷Äø01 9pH )òÜ (ïÑy p0x !@E0¿ 8p¨ÀÀ x ( Ð AÀ @@ àÔ!F ð_øE x (ÐGm à$Õ!F ðNøE à (Û BÝ@\à0 G m @ @ (Ñ. Gm H )ÝÜà8x Gm H )ôÜ!F¬æ - + øµF % FFÔà9F °Gm d ùÕ(Fø½ÿµF %° FÈÕ0' à 'Õà8F°Gm d ùÕ(F°ð½Jh *Ð
|
hS `pHh@ H`pG øµJ +KR Ö+J FF.+Ú .Ú(K÷÷ù "F÷÷Ïû@Ò ,Ú$ä %:à F(C7Ð!Là!O F÷@;@+C1Ð K÷÷jù "F÷÷¶û'Ò ,Ý ð@¼C % à3. Ü3F ';ÿCß@8BÐK÷÷úù "F÷÷û Ò ,
|
Ý. Ð4 @@¨B Òd F½C!F(Fø½d ùçüÿÿu <ä7~ ð?ÿÿ }!µÉ HC ðø½ !@à ¿ ¿ ¿ ¿ ¿ ¿ ¿ ¿ ¿ ¿ ¿ ¿ ¿ ¿ ¿ ¿ ¿ ¿ ¿ ¿ ¿ ¿ ¿ ¿ ¿ ¿ ¿ ¿ ¿ ¿ ¿ ¿ ¿ ¿ ¿ ¿ ¿ ¿ ¿ ¿ ¿ ¿ ¿ ¿ ¿ ¿ ¿ ¿ ¿ ¿ ¿ ¿ ¿ ¿ ¿ ¿ ¿ ¿ ¿ ¿ ¿ ¿ ¿ ¿I B¼ÓpG þµF F`yvI@ ZaxuH%xI jFcp-|Ð-zÐ !!xsnIãy"i +qÐCajH!zAs!zi
|
Ca ! ðMû:FdI. ð=ûhF xÿ÷úaO"x] @_IC!+ ðHû]I" !( ð@ûx]ZI
|
X !( ð)ûàyWI @¡yI BZ!' ðûhF xRI@
|
Z!' ð
|
ûày (+Ð x(.Ð( iFr "!' ðüú«"&!' ðûhF xDI @áx BX!' ðõú¡z` bz CÐà àà!çCÿaçd"!' ðÖúÞç iFrFÏç3Ir
|
ArAz z
|
C !' ðÄú.O !# :h ðÉúhF x!@ À# ðµú y (
|
Ðày&I"C !! ðÄú &*C`x ! C CpC yÀ@ C`yÀC ðú xax#CHÛaáyIC
|
Ca ! ðú þ½Àï . ( hï Ä â pï ï ï ï A ï ä 8µ FI !C, ðYúhFpkF"!, ðkú8½. µÿ÷ ù½µF!6 ðüø!É ,ÐC àCF!6 ðCú½ 8µ@ iFp ! ðæøF "F ð3úkF" ! ð<úJ ! ð(ú ðú"F ! ð!úH !s8½øÿ'$4. þµF iFpQL `u!F 1 cHqs `c c ðâøKN `à ðÝø `°BúÑ ÿ÷×ø ðÕøFN `0x$(Ù$8à!ö÷Õý"@C
|
C
|
CC²`p` ! ðàù ð¹ø `kF" !$ ðæù ÿ÷#ù²0
|
s ÿ÷ ùF ð¦ø `8 Ð iFq«"!- ðÍù ! C ðø ` ÿ÷ù`` ÿ÷þø `ðÀ uÑ uÀ² ððùèÐÿ÷×ø !ÉC
|
à!6 ð.øI@F!6 ð
ù ÿ÷hø ! ð6ø a !& ð1ø!CF !& ð|ù "&!6 ðlù ðPø ` þ½ . 0ÊÞ¸ ÿý 8µ L²²kF" ðBø (ÑhF@xhF x² F8½ ÿÿ 8µ $äC²²kF" ð+ø (Ñ!hFC\"ÔI úÕ F8½8µ $kF"(!' ðø iF \"Ô@ úÕàÕH C8½àÀ
|
8½ ðÿµ !Fÿ÷Íÿ½8µ ) Ð@$ ClF pȲ)Ø`p
|
àiFp à$ ClF`pÈ p iF ðqû8½µFF
|
F!F ÿ÷Üÿ½µF" ! ÿ÷Ôÿ½µF" ! ÿ÷Ìÿ½8µF iFp ð¾øÿ$4"F -Ð" ! ðÍø -ÐkF"! ÿ÷±ÿhF x Õÿ÷þ"F ! ðºø ÀC8½ 8½µF ! ÿ÷gÿ " C ! ð±ø½ µFI. ðø½ øµFkF"! ÿ÷~ÿ&L6 - Ð*F ! ðøiFx!CiFp i0CàiFxï!@iFp i°C F a"! ðøø½ . µF ! ðfø½ øµF %hFp¸ L.F (
|
Ú iFpkF" ! ðkø søiFx!Ð!CiFpkF" ! ð[ø! ÿ÷ßþ!É BÐ@ iFpkF" ! ðJø ÿ÷ãý %&síC à!CiFpkF" ! ð9ø(Fø½ 4. µkF"! ÿ÷ÿþhF x@"Á @É@ BÐ iFqF«! ðø ½µkFp
|
Zp²²" ðø½8µ #lFâT
|
[ +úÛ²²#F" ðø8½8µ$ ) ÐÀ%(CmF(pȲ)Øhp à CiFp à ChpÈ ¨p iF ðú8½µF#BÙ ÀC½ F !F ÿ÷Ôÿ ½µJiC
|
C ! ÿ÷¹ÿ ½. 8µFkF"!+ ÿ÷þhF xá@ @ÉChFpkF"!+ ÿ÷ÿ8½8µFhFpiF «¾ F8½|µ $%FhFÿ÷þ iF"-C" \C@ ÷Õ F)F|½|µ $%FhFÿ÷þ iF"-C" \C@ ÷Õ F)F|½ pµML(háh@
|
(+Ù x ((Ð àpHxHû÷ý(hà` yÿ!@ qHJ %``J(F`JF`Fü÷Öÿd ø÷Íüü÷íÿ y
|
(Ùåp¥p¥q
|
ú÷æýp½ ( 8 Z x $ lora bufa
|
ø÷Üþý÷8ûû÷¶ýû÷|ýû÷Vþû÷æþû÷ ÿû÷lþû÷þ'H&I` !A``b%JAbBabø÷ÿ (Ðr¶þçü÷Áû÷÷aþ÷÷/þÿ !A0ÿ÷üÿ÷ü÷÷Rú÷÷nùü÷ÿü÷Ðúÿ FFFü÷qÿÿ$õ4 Fø÷füÿ FFFü÷eÿ Fø÷\ü #FFFü÷\ÿ Fø÷Sü÷÷qùþ÷ü÷÷áúý÷Wüöç | @ ÿÿ µFû÷êùN û÷¹ùû÷!úà²û÷´ùû÷ úû÷ÞùO û÷ùû÷ú û÷zùFû÷ïù F½pµ FFû÷ÌùN û÷ùû÷úà²û÷ùû÷þù(Fû÷ùû÷ùùû÷×ù
|
ÿ÷Ãúp½ µ$! ðMøHÿ÷¹ú ! ðFø! ðBø! ð>ø! ð:øi! ð6ø½! ð2øH x&(Ñ "@! ðø ð*ø H!( ð ø
|
ÿ÷ú ð6ø ðCø½ N h øµFFF $ÿ÷ÿ9F´C1@!C(F ðø ø½µÿ÷ÿ½µ (
|
Ð !' ÿ÷õÿ! ÿ÷ñÿ! à ! ÿ÷êÿ ! ÿ÷æÿ½ µ (Ð " à"! ÿ÷ÊÿHÿ÷Fú½ µ (Ð!/ ÿ÷Íÿb!0 ÿ÷ÉÿF!1 ÿ÷Åÿ2!Fÿ÷Áÿ¢! à"!3 ÿ÷»ÿ½ H JBÑÁ2) ÓÁC)
|
Ø)ØÀ(ØH@0(Ù pG pGh ªU µ"IH÷÷ýHIB#ÐIÿ!õ1Á
|
! !A"ÂC#Ã#á#CÂF@2QÁ$Ó ð2ø½ h ü ªU 4 ðµF %ÿ&I6bLàgF]ç`§hÿüÐçh pm
BôÛ Fàç`¥híüÐåh T@ BöÓa ð½ P 0@pµÿ÷}ÿ (Ð p½r¶$M¤!F(F÷÷ý (Ð"FI(F÷÷¦ýb¶p½ ü h ! àI BüÓpGðµ %ÿ&OF6 F¾b LàY]á`¡hÉüÐáhm
BöÛ àaF \á`¡hÉüÐáh@ BõÓ¾a ð½ P 0@4ñ ëÀ ñ 1¾ ôð ½ Øð Y¼ ¬ð ¼ ñ ѽ ñ Õ½ ð =¾ ñ á¿ ð 9¿ Ìð aÀ $ñ Ù¾ ìð å¼ Äð ¼ äð É» ¸ð » üð áÀ @\ \ Àl \ à? à} ©%p
|
- 1R 3 5 7k ;1¾ ;3^;5;7 YYëQB E. ëQõ(33á:p=á:Â5
+Â533Â5Â5®Gá:Q8£0Q8 0 @@@@@@@@@AAAAA@@@@@@@@@@@@@@@@@@ @ð set_adc set_dev_id debug_off beep_off gps_off set_wifi debug_on beep_on gps_on info sleep set_ip rtc_get rtc_set reboot set_contrast test +++ at+join=otaa,10 at+ch=cn470,3 at+dr=5 at+appeui=526973696e674846 at+class=a at+appkey=2b7e151628aed2a6abf7158809cf4f3c at+mode=mac at+adr=off at+reboot at+sleep=light,0,level,low at+deveui=4736549f0031%04x clear ls Tò ¬ 8\ äò ¬ ¼0 lÖ KCPP6 b9P$R å ɸ3<ñÈD òthXØðäA#'8 @& @V
|
;¾>ؼ@! 2( %0Ùÿÿv² ! / ! I $ > % % % % %C
|
%C % % % % %C %C & I ( ( 1 1 1 1 I8 I I8 4 ! I8 " I #7 I $ I % I & I ' I ( I ) * + , - . /4 04 14 24 3 4 4 4 5.:;9? I 6.:;9? 7.:;9G 8.:;9? I 9.:;9? :.:;9G ;.:;9? I <.:;9? =.:;9G >.:;9? I@ ?.:;9? @ @.:;9G@ A.:;9? I@
|
B.:;9? @
|
C.:;9G@
|
D 1 E 1 F 1XYW G 1XYW H.1 I.1@ J.1@
|
K.1 L.< 4 I? M.< 4 ? NI O P I:;9 Q I4 R S T U V W 1 X4 I , Y4 I Z4 I [4 I, \4 I ]4 I 4 ^4 I ,4 _4 I4 `4 I,4 a4 I4 b4 1 , c4 1 d4 1, e4 1 f 1 g 1 h I i I j I k I 4 l I ,4 m I4 n 1 o 1 p4 I ? q4 I? < r4 I , s4 I t5 I u; v= w% x<% % . ( ÿÿÿÿarmcc+ | 8\ V A|
0 ÿÿÿÿarmcc+ |
|
H lÖ 0 ÿÿÿÿarmcc+ |
|
jÖ 0 ÿÿÿÿarmcc+ |
|
Ð \Ö 0 ÿÿÿÿarmcc+ |
|
( ÿÿÿÿarmcc+ | ( ÿÿÿÿarmcc+ | ( ÿÿÿÿarmcc+ | ( ÿÿÿÿarmcc+ | ( ÿÿÿÿarmcc+ | ( ÿÿÿÿarmcc+ | ( ÿÿÿÿarmcc+ | ( ÿÿÿÿarmcc+ | ( ÿÿÿÿarmcc+ | ÔP ÜP ÞP àP âP äP æP H \ A~ H °² A{
At½{ H ¬Ô ^ A|
H `a " A~ H PÄ & A~ H (¨ A~AtI~ H ܧ D A~ H © 0 A~ H Ȩ 0 A~ H ¤§ . A~ H ì¥ d A| H \¦ A{
At{ H \Á ¨ A~AdQ~ H äê À H § A~ t y : 8© P ȹ ° H PÁ A~ H (h A~ H 8h A~ H X¡
|
A~ H pÏ
|
A~ H Ï
|
A~ H ¢
|
A~ Ì À{ H tq H A~Axa~ H Lq A~ H èz & A~ $ H ¨ Ò A{
AtG
|
{A H 0 b A~ H P N A~Axd~ H ( A~ Ì ì H | B A~Ax^~ Ì Ð H ° N Az
H (j H v : B~ H Lê j A|
H (^ : A~ H x^ ü Az
H êÀ
|
A~ H 0¾ A~ H Ô½ 4 A~ H н H X¼ B A~ H ¼ B A~ H à¿ T A~ H `À T A~ H 8¿ A|
H <¾ T A~ H ؾ N A~ H ä¼ . A~ H ¬¼ . A~ H È» . A~ H àÀ
|
A~ H » . A~ H ½ ` A|
H ¼½ A~ Ì Pí 4 H Pî 0 A|
H í b A~ H ôg , A~ t c A~ H øÃ L A|
H ̹ p Az
H Ó ú Az
H d A~ H $ê & Az
H þé & Az
t g T t j A~ H m ú A|
H º J Aw
Dv_{ $ H Hb A{
BrR
|
{A H °d Az
$ H <© A{
Ap¾{ $ H · º Az
Ù
|
ÄÅÆÇA H Á D A|
H Ö H Ü® ¾ Az
H äº Ax
H ̯ ¦ Ax
H Õ 6 A|
Ì <b H ¼a 6 A~ H øa @ A~ H d A~ $ H d 0 A|A{Bú~Q{A|A H Nd A~ H @d A~ ( H < A|A{Dú~E
|
{A|A A H À A~ H ¨c D AAx_ H 0a A~ H a A~ H |` ( A~ H a " A~ H ü` A~ H ¨` @ A|
t Da $ H j A{
Aho
|
{A H l l A|
ø l ø tl t Dl H Tl A~ ø m $ j H 4j @ AAx] t $± H ± A~ H ô° A~ H 4± . A{
Av{ H Ä¥ A~ , H ,¥ L A|Ay
Ah_yA{ÄÅA|A H Ø¥ A~ H ´¢ Z A|
H ¨¢
|
A~ H t¤ | A|
H £ Â Ax
H ¥ A~ H ¥
|
A~ t £ $ l£ H ¥ 6 A|
H £ H AAxa H 8Ö H A~ H A~ H ` A~ H ì_
|
A~ H ø_ p A|
H L· A~ H t· t ôÀ H î D A{
H î F A{
H °Ð 4 A|
H xÑ & A|
H Ð A|
H Ñ n A|
H ¤Ñ > A~ H Ó A|
H èÑ R A|
H Ï v Az
$ H @Ò Ô Ax
AvM
|
{A H èÐ D~ $ Ĺ H |h 4 Ax
T
|
|A t °h A~ H Èi 8 Az
ø ¢á H Ä : A~ H T : A~ H : A~ H Ô X Az
H R A|
H 0 X A|
H 4 A~ H °ë : A~ H êë 4 A|
H Äì A~ H ¤ì Az
H Ò : A~ H ¡ A~ H À A~ H ¡ 4 A|
H N¡
|
A~ H d T A~ H í 4 A~ H üì A~ H Ìì . A~ H ì x A~ H °_ 2 A~ ø î ø ´¶ . ø hµ P ìµ d A P è¶ d A P µ d A P µ d A P P¶ d A H À´ > D P ¨´ A H Dº 8 Az
H |º A~ H èæ 8 A|
H æ ( A|
H Üæ A~ H Dé 8 A|
H é A~ H &é A|
H ÜÖ ¶ A|
H Tæ & A|
H × 2 A~ H ¼é 0 A|
H Ä× D A~ H ôä N Ax
H Ö * A|
H 0â è Ax
H Èç A~ H 8è A~ H |é $ A~ H é A~ H ç A~ H ¨æ . A|
H Bç A~ H 2ç A~ H zÖ & A~ H tä A~ H Lä $ A|
H |ä & A~ H ¦ç A~ H Üè 4 A| H ¤ä H A|
H Hè Az
H Rç T A|
H Üç V Az
H á B~ H x¹ H A|
Ava| H o Ä A|
H ] ~ Az
H \ ` A|
H Àn ¦ A|
H ð\ & A|
H ] Az
H r Z A|
H ôr > A|
H Äq Î Az
| xo H $n Az
H Èx > A|
H x $ A~ H x H hx H 8t A|
H ä H 0 H tx H ¨ A|
H < ò A{
AxU
|
{A L
|
{A p
|
{A R
|
{A h
|
{A d
|
{A ]
|
{A ]
|
{A k
|
{A d
|
{A \
|
{A V
|
{A k
|
{A {
|
{A S
|
{A ÄÅÆÇP H `~ â Az
| \ ¨ h A ¨ A H Ì| Az
H Äh AB Ä H Ti n A|
H øt 2 Az
¨ 4u J ¨ Üt H Ph $ AP Ä H \t t Az
H Øv R A|
§ ÄÅÆÇ H u Î A{
P Lx ¨ Zx H Àv A~ H bd 2 A~
Q
|
ÄÅA E ÄÅ H Æs r Az
H 2s H A~
J
|
ÄÅB U ÄÅ H zs L A|
¨ T| $ H d| Z A|
i
|
ÄÅÆÇA H | < P ø{ P Ø{ H ¨ . AE
|
ÄB N Ä H 8z ¢ Az
| fy H \¢ 2 A|
H h¡ æ A{
Axp{ H { Az
| { H by H dy H y H `y H ¼{ H y H ly Ê A~ H Ç ` An Ä 4 H ¼Î ² Aw
Atp
|
{A D
|
{A S
|
{A J
|
{A , H TÅ Ê A{
Axk
|
{A m
|
{A H{ H Ä Ì Ad Ä H øÉ F Az
H À p A~ H Ð D A|
@ H j â Aw
AtH
|
{A O
|
{A D
|
{A g
|
{A \
|
{A K{ H ^Î ^ AS
|
ÄA Y Ä H üÍ b AU
|
ÄA Y Ä4 H A~
D
|
ÄÅB N
|
ÄÅB C
|
ÄÅB _
|
ÄÅB H Ì H É Ö A|
H @È Ö A|
H Í Ò A}
f ÄÅÆ H ø d A|
H È " AO Ä H 8Æ L Az
H H Ç
|
A~ H >Ç L A~ H L ¨ A|
H h H Ç A~ H Æ A|
H lÌ ¢ A|
H d A|
H ôÇ ( A~ H $Æ A~ $ H Az
|
ÄÅÆÇA H Î H n ¸ Az
H @ . A|
H Â Z A|
k ÄÅÆÇ H @ A|
H X 2 A~ H R H h & H Â AL Ä H ì H ¬ @ A|
H ð A|
H D A|
H là > A~
] ÄÅ H 4Ã 8 A~
Z ÄÅ H úÂ : A~
[ ÄÅ H ÈÂ 2 A~
W ÄÅ H Ì à Az
H Â A~
J ÄÅ H ¸Â H ªÃ $ A~
P ÄÅ H ÎÃ ( A~
R ÄÅ H è Az
( H ô X A|
g
|
ÄÅÆÇA A ÄÅÆÇ P Â P ô , P 4 H H A|
H N A{
H l $ H è H ô A~ P X 2 H A~ 8 H ª æ A|Aw
ArN
|
AwA{ÄÅÆÇA|A A H À V Ax
, H 0 A|Av
S{ÄÅÆÇA|A H H A|
H â A~ H A~ H ¬ 6 A|
H ô A~ H , 6 A|
H ª \ Az
H B , A|
H n < A~ H , A|
$ H J Aw
AvJ
|
A{A P à | Ì H $ 2 A|
| À H Ø Az
H ` X A|
P P ¨ 6 H . A|
H b , A|
P N ¨ f $ H ¼ n Aw
AvO
|
A{A P * P 0 H Ìà ´ Az
t ðP , A}
$ H Q ` A{
AvCtj{ t |Q $ t Q t ®Q t ²Q A~ t ÄQ ( A}
Ì ìQ t úQ A}
( H Ø X A{
AvApi
|
{A $ H |Ù Ú Aw
A`"
|
{A $ H TÕ A|AzG{ÄA|A H ´à H tÕ ( Az
H à , Aw
CvQ{ H hà Az
H R A|
H .R ¢ Az
H ÐR H ØR t àR z B|
H ZS | A|
Ì ÖS $ H ðS H A{
Dt`
|
{A H 8U A~
D ÄÅ H DU A~
D ÄÅ( H TU Ê A{
AvAnt
|
{A $ H $V ê A{
Cvr
|
{A t W , A|
H @W A~ H PW " A|O H xW A|J Ì W ( H ¼W > A|
H X 2 H~ t @X ( hX & X & H ¸X 8 D~ H ìé A|
t ðX A~ t Y " A~ t 2Y & A~ $ TÖ H XY l Ax
ø ÈY $ t ØY r A}
k
|
ÄÅÆA I ÄÅÆ t JZ A~ ( H dZ ¤ A{
AvAtp
|
{A H [ 6 H~ H[ $ l[ $ H t[ ¦ Ax
AvL
|
{A t \ H Ö A~
K ÄÅ H ÎÕ 2 A|
W ÄÅÆÇ H Õ . C:\Keil_v5\ARM\ARMCC\Bin\..\include\stdint.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] xú Ø- signed char short int long long unsigned char unsigned short unsigned int unsigned long long Pint8_t 8 Pint16_t 9 Pint32_t ¢ : Pint64_t © ; Puint8_t ¶ > Puint16_t Ç ? Puint32_t Ù @ Puint64_t é A Pint_least8_t G Pint_least16_t H Pint_least32_t ¢ I Pint_least64_t © J Puint_least8_t ¶ M Puint_least16_t Ç N Puint_least32_t Ù O Puint_least64_t é P Pint_fast8_t ¢ U Pint_fast16_t ¢ V Pint_fast32_t ¢ W Pint_fast64_t © X Puint_fast8_t Ù [ Puint_fast16_t Ù \ Puint_fast32_t Ù ] Puint_fast64_t é ^ Pintptr_t ¢ e Puintptr_t Ù f Pintmax_t © j!Puintmax_t é k! ì
|
..\Middlewares\HIDOLibrary\Include\HIDO_TypeDef.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\Users\DuJian\Documents\L071\MDK-ARM ä uvoid unsigned char unsigned short unsigned int unsigned long long signed char short int long long char float double PHIDO_VOID ¶ $+PHIDO_UINT8 ¼ %+PHIDO_UINT16 Í &+PHIDO_UINT32 ß '+PHIDO_UINT64 ï (+PHIDO_INT8 )+PHIDO_INT16 *+PHIDO_INT32 ++PHIDO_INT64 $,+PHIDO_CHAR 1-+PHIDO_FLOAT 9.+PHIDO_DOUBLE B/+ÅHIDO_FALSE HIDO_TRUE PHIDO_BOOL %2+*ú m_pData z# m_u32Len # "LPHIDO_DataStruct V;*Ì m_u32Size # m_u32Len # m_pu8Data Ì# "]PHIDO_ByteArraryStruct B l
|
../Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l071xx.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM P, §NonMaskableInt_IRQn rHardFault_IRQn sSVCall_IRQn {PendSV_IRQn ~SysTick_IRQn WWDG_IRQn PVD_IRQn RTC_IRQn FLASH_IRQn RCC_IRQn EXTI0_1_IRQn EXTI2_3_IRQn EXTI4_15_IRQn DMA1_Channel1_IRQn DMA1_Channel2_3_IRQn
|
DMA1_Channel4_5_6_7_IRQn ADC1_COMP_IRQn LPTIM1_IRQn USART4_5_IRQn TIM2_IRQn TIM3_IRQn TIM6_IRQn TIM7_IRQn TIM21_IRQn I2C3_IRQn TIM22_IRQn I2C1_IRQn I2C2_IRQn SPI1_IRQn SPI2_IRQn USART1_IRQn USART2_IRQn LPUART1_IRQn PIRQn_Type Á k*§¸ ISR §# IER §# CR §# CFGR1 §# CFGR2 §# SMPR §# RESERVED1 Y # RESERVED2 Y # TR §# RESERVED3 Y #$ CHSELR §#(ßY RESERVED4 T#, DR §#@
Y RESERVED5 z#D CALFACT §#´ tY PADC_TypeDef ¸*Ñ CCR §# PADC_Common_TypeDef Á*ü CSR §# PCOMP_TypeDef ì*¡ CSR §# PCOMP_Common_TypeDef ¢*± DR §# IDR ±# RESERVED0 : # RESERVED1 I # CR §# RESERVED2 Y # INIT §# POL §# t: PCRC_TypeDef =³*
|
IDCODE §# CR §# APB1FZ §# APB2FZ §# PDBGMCU_TypeDef Ë¿*Ð
|
CCR §# CNDTR §# CPAR §# CMAR §# PDMA_Channel_TypeDef Ë* ISR §# IFCR §# PDMA_TypeDef lÑ*® CSELR §# PDMA_Request_TypeDef Ö* IMR §# EMR §# RTSR §# FTSR §# SWIER §# PR §# PEXTI_TypeDef Êä*Ê ACR §# PECR §# PDKEYR §# PEKEYR §# PRGKEYR §# OPTKEYR §# SR §# OPTR §# WRPR §# ª § RESERVED1 ¡#$ WRPR2 §# PFLASH_TypeDef )ö*£ RDP §# USER §# WRP01 §# WRP23 §# WRP45 §# POB_TypeDef à*¿, MODER §# OTYPER §# OSPEEDR §# PUPDR §# IDR §# ODR §# BSRR §# LCKR §# ¨§ AFR # BRR §#( PGPIO_TypeDef 6*± ISR §# ICR §# IER §# CFGR §# CR §# CMP §# ARR §# CNT §# PLPTIM_TypeDef Ô¥*¥$ CFGR1 §# CFGR2 §#î§ EXTICR e#Y RESERVED |# CFGR3 §# PSYSCFG_TypeDef G²*È, CR1 §# CR2 §# OAR1 §# OAR2 §# TIMINGR §# TIMEOUTR §# ISR §# ICR §# PECR §# RXDR §#$ TXDR §#( PI2C_TypeDef ¼Ç* KR §# PR §# RLR §# SR §# WINR §# PIWDG_TypeDef \ Ô*$ CSSA §# CSL §# NVDSSA §# NVDSL §# VDSSA §# VDSL §# LSSA §# LSL §# CR §# PFIREWALL_TypeDef « å*Ï CR §# CSR §# PPWR_TypeDef 5
|
î*T CR §# ICSCR §# CRRCR §# CFGR §# CIER §# CIFR §# CICR §# IOPRSTR §# AHBRSTR §# APB2RSTR §#$ APB1RSTR §#( IOPENR §#, AHBENR §#0 APB2ENR §#4 APB1ENR §#8 IOPSMENR §#< AHBSMENR §#@ APB2SMENR §#D APB1SMENR §#H CCIPR §#L CSR §#P PRCC_TypeDef c
|
*äd TR §# DR §# CR §# ISR §# PRER §# WUTR §# RESERVED Y # ALRMAR §# ALRMBR §# WPR §#$ SSR §#( SHIFTR §#, TSTR §#0 TSDR §#4 TSSSR §#8 CALR §#< TAMPCR §#@ ALRMASSR §#D ALRMBSSR §#H OR §#L BKP0R §#P BKP1R §#T BKP2R §#X BKP3R §#\ BKP4R §#` PRTC_TypeDef ¢ ª*ì$ CR1 §# CR2 §# SR §# DR §# CRCPR §# RXCRCR §# TXCRCR §# I2SCFGR §# I2SPR §# PSPI_TypeDef ø »* T CR1 §# CR2 §# SMCR §# DIER §# SR §# EGR §# CCMR1 §# CCMR2 §# CCER §# CNT §#$ PSC §#( ARR §#, RESERVED12 Y #0 CCR1 §#4 CCR2 §#8 CCR3 §#< CCR4 §#@ RESERVED17 Y #D DCR §#H DMAR §#L OR §#P PTIM_TypeDef ×* , CR1 §# CR2 §# CR3 §# BRR §# GTPR §# RTOR §# RQR §# ISR §# ICR §# RDR §#$ TDR §#( PUSART_TypeDef é*Ö CR §# CFR §# SR §# PWWDG_TypeDef 2ó H
|
../Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_def.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM ô¤ À* õHAL_OK HAL_ERROR HAL_BUSY HAL_TIMEOUT PHAL_StatusTypeDef ¾ ,±HAL_UNLOCKED HAL_LOCKED PHAL_LockTypeDef 5 ð
|
../Middlewares/HIDOLibrary/Include/HIDO_TypeDef.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM $ uvoid unsigned char unsigned short unsigned int unsigned long long signed char short int long long char float double PHIDO_VOID ¸ $+PHIDO_UINT8 ¾ %+PHIDO_UINT16 Ï &+PHIDO_UINT32 á '+PHIDO_UINT64 ñ (+PHIDO_INT8 )+PHIDO_INT16 *+PHIDO_INT32 ++PHIDO_INT64 &,+PHIDO_CHAR 3-+PHIDO_FLOAT ;.+PHIDO_DOUBLE D/+ÇHIDO_FALSE HIDO_TRUE PHIDO_BOOL '2+*ü m_pData |# m_u32Len # "NPHIDO_DataStruct X;*Î m_u32Size # m_u32Len # m_pu8Data Î# "_PHIDO_ByteArraryStruct B ì
|
..\Middlewares\HIDOLibrary\Include\HIDO_TypeDef.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\Users\DuJian\Documents\L071\MDK-ARM l | uvoid unsigned char unsigned short unsigned int unsigned long long signed char short int long long char float double PHIDO_VOID ¶ $+PHIDO_UINT8 ¼ %+PHIDO_UINT16 Í &+PHIDO_UINT32 ß '+PHIDO_UINT64 ï (+PHIDO_INT8 )+PHIDO_INT16 *+PHIDO_INT32 ++PHIDO_INT64 $,+PHIDO_CHAR 1-+PHIDO_FLOAT 9.+PHIDO_DOUBLE B/+ÅHIDO_FALSE HIDO_TRUE PHIDO_BOOL %2+*ú m_pData z# m_u32Len # "LPHIDO_DataStruct V;*Ì m_u32Size # m_u32Len # m_pu8Data Ì# "]PHIDO_ByteArraryStruct B ¼ C:\Keil_v5\ARM\ARMCC\Bin\..\include\stdarg.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] ¬ uvoid " Pva_list £ 9.)¾__va_list __ap # x
|
..\Middlewares\HIDOLibrary\Include\HIDO_BaseQueue.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\Users\DuJian\Documents\L071\MDK-ARM * m_u32UsedCnt # m_u32Front # m_u32Rear # m_u32TotalCnt # PHIDO_BaseQueueStruct ¸ *Õ m_pAddr # m_u32Len # PHIDO_BaseQueueMemInfoStruct - p
|
../Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_dma.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM D· ´( uvoid "¾ "7tY " PDMA_InitTypeDef jJPHAL_DMA_StateTypeDef UPHAL_DMA_LevelCompleteTypeDef o^PHAL_DMA_CallbackIDTypeDef ¦kPDMA_HandleTypeDef 7* Request Y # Direction Y # PeriphInc Y # MemInc Y # PeriphDataAlignment Y # MemDataAlignment Y # Mode Y # Priority Y # ïHAL_DMA_STATE_RESET HAL_DMA_STATE_READY HAL_DMA_STATE_BUSY HAL_DMA_STATE_TIMEOUT ¦HAL_DMA_FULL_TRANSFER HAL_DMA_HALF_TRANSFER ·HAL_DMA_XFER_CPLT_CB_ID HAL_DMA_XFER_HALFCPLT_CB_ID HAL_DMA_XFER_ERROR_CB_ID HAL_DMA_XFER_ABORT_CB_ID HAL_DMA_XFER_ALL_CB_ID )è__DMA_HandleTypeDef H Instance h# Init Ø # Lock #$ State n#% Parent Ä #(O%È " XferCpltCallback #,OÀ%È "¸ XferHalfCpltCallback À#0Oè%È "à XferErrorCallback è#4O%È " XferAbortCallback #8 ErrorCode Ì #< DmaBaseAddress Ò #@ ChannelIndex Y #D "L tï X
|
../Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM ৠ¨+ ÔRESET SET PFlagStatus ¿ PITStatus ¿ DISABLE ENABLE PFunctionalState ø ³ÃSUCCESS ERROR PErrorStatus *º x
|
../Middlewares/HIDOLibrary/Include/HIDO_BaseQueue.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM è} lç * m_u32UsedCnt < # m_u32Front < # m_u32Rear < # m_u32TotalCnt < # PHIDO_BaseQueueStruct º *× m_pAddr 4 # m_u32Len < # PHIDO_BaseQueueMemInfoStruct / ð
|
../Middlewares/HIDOLibrary/Include/HIDO_TypeDef.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM L~ dë uvoid unsigned char unsigned short unsigned int unsigned long long signed char short int long long char float double PHIDO_VOID ¸ $+PHIDO_UINT8 ¾ %+PHIDO_UINT16 Ï &+PHIDO_UINT32 á '+PHIDO_UINT64 ñ (+PHIDO_INT8 )+PHIDO_INT16 *+PHIDO_INT32 ++PHIDO_INT64 &,+PHIDO_CHAR 3-+PHIDO_FLOAT ;.+PHIDO_DOUBLE D/+ÇHIDO_FALSE HIDO_TRUE PHIDO_BOOL '2+*ü m_pData |# m_u32Len # "NPHIDO_DataStruct X;*Î m_u32Size # m_u32Len # m_pu8Data Î# "_PHIDO_ByteArraryStruct B 8
|
..\Middlewares\HIDOLibrary\Include\HIDO_FSM.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\Users\DuJian\Documents\L071\MDK-ARM è D uvoid char "² ""PHIDO_StateStruct D!PHIDO_StateListStruct E%PHIDO_FSMStruct ®F PHIDO_FSMQueueStruct 4G$PHIDO_FSMQueueDataStruct õH(PHIDO_StateArgStruct ÃOPHIDO_DebugFunc RPHIDO_StateFunc Ä S)íHIDO_StateStruct m_pcName ñ# m_pstParent ó# m_pstInit ó# m_fnProc }# ¸ "í)´HIDO_FSMQueueDataStruct m_u32Event . # m_pArg À # )ªHIDO_FSMQueueStruct m_u32Cnt . # m_u32Rear . # m_u32Front . # m_u32Size . # m_pstBuff ª# "-)úHIDO_FSMStruct 0 m_u16ID # m_u16DbgFlag # m_pstCurrentState ó# m_pPrivateData À # m_pcName ñ# m_ppcEventName ~# m_pstNext # m_stEventQueue # m_fnDebugFunc g#, ñ"z)¿HIDO_StateListStruct m_pstState ó# m_pstNext ¿# "à *ï m_pArg & # m_pstAfterState ó# È "ïNw %%w %%0 "ü " "÷N¹w %%. %À H
|
..\Middlewares\HIDOLibrary\Include\HIDO_Shell.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\Users\DuJian\Documents\L071\MDK-ARM D 4 NÇw %w %Í " "Ç "´ PHIDO_ShellCmdFunc Ñ )¢ShellCmdStruct m_pcName (# m_fnProc Õ # ""PHIDO_ShellCmdStruct î
|
..\Middlewares\HIDOLibrary\Include\HIDO_Input.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\Users\DuJian\Documents\L071\MDK-ARM 0 ¬ INPUT_LOGIN_STATE_USERNAME INPUT_LOGIN_STATE_PASSWORD INPUT_LOGIN_STATE_SUCCESS PHIDO_InputLoginStateEnum ´ )óInputStruct m_pstNext ó# m_u8DirectionState # m_u8InputState # m_eLoginState # m_u32LastInputTick . #Ä m_acInputUserName ¹# è ? m_acInputPassWord Ý# m_u32CmdLen . #\ m_i32CmdIndex w #` m_u32CmdTabLen . #d m_i32CmdTabIndex w #h m_u32CmdTabChange . #l m_u32HistoryReadIndex . #p m_i32HistoryWriteIndex w #t m_u32HistoryCnt . #xÝ c m_acCmdBuf Ò#|ú c m_acCmdTabBuf ï#à c ¤ m_acHistoryList #ÄÇ c m_acHistoryExchange <#¬
|
Nñw %ýV "c m_fnPrintf q# Nw %ý " m_fnPuts # N¹w % "ª m_fnPutc ¹# NÝw %x "Î m_fnGetc Ý# "2 "÷PHIDO_InputStruct 2:
|
..\Middlewares\HIDOLibrary\Include\HIDO_VLQueue.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\Users\DuJian\Documents\L071\MDK-ARM | $ *0 m_stLenMemInfo ± # m_stDataMemInfo ± # m_stLenQueue m # m_stDataQueue m # PHIDO_VLQStruct ¶ *ö m_pDataAddr # m_u32DataLen # m_u32TotalLen # PHIDO_VLQMemberStruct / L
|
..\Middlewares\HIDOLibrary\Include\HIDO_ArraryQueue.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\Users\DuJian\Documents\L071\MDK-ARM Ä ´ * m_u32Rear # m_u32Front # m_pArraryBuf # m_u32ArraryLen # m_u32MemberSize # PHIDO_ArraryQueueStruct º P
|
..\Middlewares\HIDOLibrary\Include\HIDO_Util.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\Users\DuJian\Documents\L071\MDK-ARM Ä *¶ m_u16Year # m_u8Month # m_u8Date # m_u8Hour # m_u8Min # m_u8Sec # m_u8Week # PHIDO_CalendarStruct ³
|
..\Middlewares\HIDOLibrary\Include\HIDO_Timer.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\Users\DuJian\Documents\L071\MDK-ARM À uvoid "´ PHIDO_TimerFunc ö PHIDO_TimerStruct ú Oö%& "ì )HIDO_TimerStruct m_u32State . # m_u8Type # m_u32Tick . # m_u32TickBack . # m_pPrivateData º # m_fnTimerProc ¾ # Ä
|
../Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_tim.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM ðË 0& * Prescaler Y # CounterMode Y # Period Y # ClockDivision Y # AutoReloadPreload Y # PTIM_Base_InitTypeDef ¾ ?* OCMode Y # Pulse Y # OCPolarity Y # OCFastMode Y # PTIM_OC_InitTypeDef IR*¢ OCMode Y # Pulse Y # OCPolarity Y # ICPolarity Y # ICSelection Y # ICFilter Y # PTIM_OnePulse_InitTypeDef ¯j* ICPolarity Y # ICSelection Y # ICPrescaler Y # ICFilter Y # PTIM_IC_InitTypeDef B|*ó$ EncoderMode Y # IC1Polarity Y # IC1Selection Y # IC1Prescaler Y # IC1Filter Y # IC2Polarity Y # IC2Selection Y # IC2Prescaler Y # IC2Filter Y # PTIM_Encoder_InitTypeDef ±*ñ ClockSource Y # ClockPolarity Y # ClockPrescaler Y # ClockFilter Y # PTIM_ClockConfigTypeDef ¬* ClearInputState Y # ClearInputSource Y # ClearInputPolarity Y # ClearInputPrescaler Y # ClearInputFilter Y # PTIM_ClearInputConfigTypeDef ¾*ú MasterOutputTrigger Y # MasterSlaveMode Y # PTIM_MasterConfigTypeDef ¿Î* SlaveMode Y # InputTrigger Y # TriggerPolarity Y # TriggerPrescaler Y # TriggerFilter Y # PTIM_SlaveConfigTypeDef ઠHAL_TIM_STATE_RESET HAL_TIM_STATE_READY HAL_TIM_STATE_BUSY HAL_TIM_STATE_TIMEOUT HAL_TIM_STATE_ERROR PHAL_TIM_StateTypeDef ±ì¨ HAL_TIM_CHANNEL_STATE_RESET HAL_TIM_CHANNEL_STATE_READY HAL_TIM_CHANNEL_STATE_BUSY PHAL_TIM_ChannelStateTypeDef Gö§HAL_DMA_BURST_STATE_RESET HAL_DMA_BURST_STATE_READY HAL_DMA_BURST_STATE_BUSY PHAL_TIM_DMABurstStateTypeDef ÌãHAL_TIM_ACTIVE_CHANNEL_1 HAL_TIM_ACTIVE_CHANNEL_2 HAL_TIM_ACTIVE_CHANNEL_3 HAL_TIM_ACTIVE_CHANNEL_4 HAL_TIM_ACTIVE_CHANNEL_CLEARED PHAL_TIM_ActiveChannel L*@ Instance # Init -# Channel ã#¹ hdma 0# Lock #8 State #9é£ ChannelState `#: DMABurstState §#> " "( t*t¨t'PTIM_HandleTypeDef ¹ ð
|
../Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_spi.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM $, À& *, Mode Y # Direction Y # DataSize Y # CLKPolarity Y # CLKPhase Y # NSS Y # BaudRatePrescaler Y # FirstBit Y # TIMode Y # CRCCalculation Y #$ CRCPolynomial Y #( PSPI_InitTypeDef ¾ TòHAL_SPI_STATE_RESET HAL_SPI_STATE_READY HAL_SPI_STATE_BUSY HAL_SPI_STATE_BUSY_TX HAL_SPI_STATE_BUSY_RX HAL_SPI_STATE_BUSY_TX_RX HAL_SPI_STATE_ERROR HAL_SPI_STATE_ABORT PHAL_SPI_StateTypeDef c)¯__SPI_HandleTypeDef X Instance ¯# Init # pTxBuffPtr µ#0 TxXferSize I #4 TxXferCount »#6 pRxBuffPtr µ#8 RxXferSize I #< RxXferCount »#>O¼%Á "4 RxISR <#@OÕ%Á "M TxISR U#D hdmatx Å#H hdmarx Å#L Lock #P State Ë#Q ErrorCode Ï#T "h ": tI ""( trtY PSPI_HandleTypeDef
|
../Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_uart.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM % *Û BaudRate Y # WordLength Y # StopBits Y # Parity Y # Mode Y # HwFlowCtl Y # OverSampling Y # OneBitSampling Y # PUART_InitTypeDef ¿ _*ã( AdvFeatureInit Y # TxPinLevelInvert Y # RxPinLevelInvert Y # DataInvert Y # Swap Y # OverrunDisable Y # DMADisableonRxError Y # AutoBaudRateEnable Y # AutoBaudRateMode Y # MSBFirst Y #$ PUART_AdvFeatureInitTypeDef sPHAL_UART_StateTypeDef Y ±ÈUART_CLOCKSOURCE_PCLK1 UART_CLOCKSOURCE_PCLK2 UART_CLOCKSOURCE_HSI UART_CLOCKSOURCE_SYSCLK UART_CLOCKSOURCE_LSE UART_CLOCKSOURCE_UNDEFINED PUART_ClockSourceTypeDef ¦¾PHAL_UART_RxTypeTypeDef Y ÉPHAL_UART_RxEventTypeTypeDef Y Ô)®
|
__UART_HandleTypeDef Instance .# Init [# AdvancedInit c#$ pTxBuffPtr :#L TxXferSize I #P TxXferCount >#R pRxBuffPtr D#T RxXferSize I #X RxXferCount >#Z Mask I #\ ReceptionType J#` RxEventType N#dO© %R "¡ RxISR ©#hOÂ %R "º TxISR Â#l hdmatx V#p hdmarx V#t Lock #x gState \#| RxState \# ErrorCode `# " : "4tI ": tht"¯"( ttY PUART_HandleTypeDef ¯ `
|
../Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_lptim.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM xB 4' *è Source Y # Prescaler Y # PLPTIM_ClockConfigTypeDef À 9*³ Polarity Y # SampleTime Y # PLPTIM_ULPClockConfigTypeDef K* Source Y # ActiveEdge Y # SampleTime Y # PLPTIM_TriggerConfigTypeDef V\*³( Clock è # UltraLowPowerClock 3# Trigger # OutputPolarity Y # UpdateMode Y # CounterSource Y #$ PLPTIM_InitTypeDef µsÏHAL_LPTIM_STATE_RESET HAL_LPTIM_STATE_READY HAL_LPTIM_STATE_BUSY HAL_LPTIM_STATE_TIMEOUT HAL_LPTIM_STATE_ERROR PHAL_LPTIM_StateTypeDef L*¹0 Instance 9# Init 3# Status a #, Lock #- State ?#. "- tÏPLPTIM_HandleTypeDef í d
|
../Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_gpio.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM ÐÐ () * Pin Y # Mode Y # Pull Y # Speed Y # Alternate Y # PGPIO_InitTypeDef ¿ CÎGPIO_PIN_RESET GPIO_PIN_SET PGPIO_PinState 'R x
|
../Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_flash_ex.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM ü\ ¬' * TypeErase Y # PageAddress Y # NbPages Y # PFLASH_EraseInitTypeDef à £* OptionType Y # WRPState Y # WRPSector Y # WRPSector2 Y # RDPLevel : # BORLevel : # USERConfig : # BOOTBit1Config : # PFLASH_OBProgramInitTypeDef Ä*Ñ OptionType Y # PCROPState Y # PCROPSector Y # PCROPSector2 Y # BootConfig I # PFLASH_AdvOBProgramInitTypeDef åà Ð
|
../Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_rcc_ex.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM (A H* *¯ PeriphClockSelection Y # RTCClockSelection Y # Usart1ClockSelection Y # Usart2ClockSelection Y # Lpuart1ClockSelection Y # I2c1ClockSelection Y # I2c3ClockSelection Y # LptimClockSelection Y # PRCC_PeriphCLKInitTypeDef Á Ò
|
../Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_rcc.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM \Þ ¸) * PLLState Y # PLLSource Y # PLLMUL Y # PLLDIV Y # PRCC_PLLInitTypeDef ¾ æ*ö4 OscillatorType Y # HSEState Y # LSEState Y # HSIState Y # HSICalibrationValue Y # LSIState Y # MSIState Y # MSICalibrationValue Y # MSIClockRange Y # PLL #$ PRCC_OscInitTypeDef #* ClockType Y # SYSCLKSource Y # AHBCLKDivider Y # APB1CLKDivider Y # APB2CLKDivider Y # PRCC_ClkInitTypeDef ¤ P
|
../Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_adc.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM $( * Ratio Y # RightBitShift Y # TriggeredMode Y # PADC_OversamplingTypeDef ¾ 8*ËH ClockPrescaler Y # Resolution Y # DataAlign Y # ScanConvMode Y # EOCSelection Y # LowPowerAutoWait Y # LowPowerAutoPowerOff Y # ContinuousConvMode ^$ # DiscontinuousConvMode ^$ # ExternalTrigConv Y # ExternalTrigConvEdge Y #$ DMAContinuousRequests ^$ #( Overrun Y #, LowPowerFrequencyMode Y #0 SamplingTime Y #4 OversamplingMode Y #8 Oversample #< PADC_InitTypeDef ª* Channel Y # Rank Y # PADC_ChannelConfTypeDef ã¿* WatchdogMode Y # Channel Y # ITMode ^$ # HighThreshold Y # LowThreshold Y # PADC_AnalogWDGConfTypeDef &Ú)£__ADC_HandleTypeDef \ Instance ## Init Ë# DMA_Handle )#L Lock #P State /#T ErrorCode /#X "© "( tY PADC_HandleTypeDef ° è
|
..\decadriver\deca_param_types.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM ôS ü *Ó lo32 Y # ÄI target ¹ # Pagc_cfg_struct § # d
|
..\decadriver\deca_device_api.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM $W P int Pdwt_callback_data_t LPeCHAN ½Pdwt_config_t F Pdwt_txconfig_t î»Pdwt_rxdiag_t ËPdwt_deviceentcnts_t ¾ÞPdecaIrqStatus_t ¦ î *½ status Y # event : # aatset : # datalength I #: fctrl # dblbuff : #
|
ÆCHAN_CTRL_TXCHAN_1 CHAN_CTRL_TXCHAN_2 CHAN_CTRL_TXCHAN_3 CHAN_CTRL_TXCHAN_4 CHAN_CTRL_TXCHAN_5 CHAN_CTRL_TXCHAN_7 *î chan : # prf : # txPreambLength : # rxPAC : # txCode : # rxCode : # nsSFD : # dataRate : # phrMode : # sfdTO I # * PGdly : # power Y # *¾ maxNoise I # firstPathAmp1 I # stdNoise I # firstPathAmp2 I # firstPathAmp3 I # maxGrowthCIR I #
|
rxPreamCount I # firstPath I # *å PHE I # RSL I # CRCG I # CRCB I # ARFE I # OVER I #
|
SFDTO I # PTO I # RTO I # TXF I # HPW I # TXW I # ¨
|
..\ExternalDevices\lis3dh_driver.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM 4b ̽ PLIS3DH_IntPinConf_t : pPLIS3DH_Axis_t : qPLIS3DH_Int1Conf_t : rMEMS_SUCCESS MEMS_ERROR Pstatus_t ø |ÏMEMS_ENABLE MEMS_DISABLE PState_t +* AXIS_X # AXIS_Y # AXIS_Z # PAxesRaw_t _ìLIS3DH_ODR_1Hz LIS3DH_ODR_10Hz LIS3DH_ODR_25Hz LIS3DH_ODR_50Hz LIS3DH_ODR_100Hz LIS3DH_ODR_200Hz LIS3DH_ODR_400Hz LIS3DH_ODR_1620Hz_LP LIS3DH_ODR_1344Hz_NP_5367HZ_LP PLIS3DH_ODR_t ¦ÀLIS3DH_POWER_DOWN LIS3DH_LOW_POWER LIS3DH_NORMAL PLIS3DH_Mode_t ÈLIS3DH_HPM_NORMAL_MODE_RES LIS3DH_HPM_REF_SIGNAL LIS3DH_HPM_NORMAL_MODE LIS3DH_HPM_AUTORESET_INT PLIS3DH_HPFMode_t Ö¢®LIS3DH_HPFCF_0 LIS3DH_HPFCF_1 LIS3DH_HPFCF_2 LIS3DH_HPFCF_3 PLIS3DH_HPFCutOffFreq_t a©*ÿ AUX_1 I # AUX_2 I # AUX_3 I # PLIS3DH_Aux123Raw_t ͯøLIS3DH_FULLSCALE_2 LIS3DH_FULLSCALE_4 LIS3DH_FULLSCALE_8 LIS3DH_FULLSCALE_16 PLIS3DH_Fullscale_t ¶¼ LIS3DH_BLE_LSB LIS3DH_BLE_MSB PLIS3DH_Endianess_t »¤
|
LIS3DH_SELF_TEST_DISABLE LIS3DH_SELF_TEST_0 LIS3DH_SELF_TEST_1 PLIS3DH_SelfTest_t ×ÁÀ LIS3DH_FIFO_BYPASS_MODE LIS3DH_FIFO_MODE LIS3DH_FIFO_STREAM_MODE LIS3DH_FIFO_TRIGGER_MODE LIS3DH_FIFO_DISABLE PLIS3DH_FifoMode_t >É LIS3DH_TRIG_INT1 LIS3DH_TRIG_INT2 PLIS3DH_TrigInt_t ÚÎÏ LIS3DH_SPI_4_WIRE LIS3DH_SPI_3_WIRE PLIS3DH_SPIMode_t Óâ LIS3DH_X_ENABLE LIS3DH_X_DISABLE LIS3DH_Y_ENABLE LIS3DH_Y_DISABLE LIS3DH_Z_ENABLE LIS3DH_Z_DISABLE PLIS3DH_AXISenable_t hÜÒLIS3DH_INT1_6D_4D_DISABLE LIS3DH_INT1_6D_ENABLE LIS3DH_INT1_4D_ENABLE PLIS3DH_INT_6D_4D_t þâÑLIS3DH_UP_SX DLIS3DH_UP_DX BLIS3DH_DW_SX ALIS3DH_DW_DX HLIS3DH_TOP `LIS3DH_BOTTOM P PLIS3DH_POSITION_6D_t mëÞLIS3DH_INT_MODE_OR LIS3DH_INT_MODE_6D_MOVEMENT LIS3DH_INT_MODE_AND LIS3DH_INT_MODE_6D_POSITION PLIS3DH_Int1Mode_t îòLIS3DH_DCLICK_Z_P $LIS3DH_DCLICK_Z_N ,LIS3DH_SCLICK_Z_P LIS3DH_SCLICK_Z_N LIS3DH_DCLICK_Y_P "LIS3DH_DCLICK_Y_N *LIS3DH_SCLICK_Y_P LIS3DH_SCLICK_Y_N LIS3DH_DCLICK_X_P !LIS3DH_DCLICK_X_N )LIS3DH_SCLICK_X_P LIS3DH_SCLICK_X_N LIS3DH_NO_CLICK PLIS3DH_Click_Response x t
|
..\HAL\Uart.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM Tw Á O% " PFN_RxISR ôUART_TX_MODE_DMA UART_TX_MODE_INT UART_TX_MODE_POLL PE_UartTxMode ² ÍUART_RX_MODE_DMA UART_RX_MODE_INT UART_RX_MODE_INT_ISR PE_UartRxMode $¤UART_ID_DBG UART_ID_LORA UART_ID_GPS UART_ID_LAST PE_UartID a-*ã m_eTxMode ô # m_eRxMode M# m_pu8RxBuf # m_u32RxBufSize < # m_pu8TxBuf # m_u32TxBufSize < # m_u32TxQueueMemberCnt < # m_fnRxISR ¢ # PST_UartInit ´;
|
../Middlewares/HIDOLibrary/Include/HIDO_VLQueue.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM Ì} ðæ *0 m_stLenMemInfo ÿ% # m_stDataMemInfo ÿ% # m_stLenQueue »% # m_stDataQueue »% # PHIDO_VLQStruct ¸ *ø m_pDataAddr 4 # m_u32DataLen < # m_u32TotalLen < # PHIDO_VLQMemberStruct 1 L
|
../Middlewares/HIDOLibrary/Include/HIDO_ArraryQueue.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM lw ìÁ *¯ m_u32Rear < # m_u32Front < # m_pArraryBuf 4 # m_u32ArraryLen < # m_u32MemberSize < # PHIDO_ArraryQueueStruct ¼ Ô
|
../HAL/gpio.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM p{ @â *Á m_pstGPIOx Á # m_u16GPIOPin ' # "» PST_GPIO Ô
|
../HAL/GPIO.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM ´x Ø *Á m_pstGPIOx Á # m_u16GPIOPin ' # "» PST_GPIO Ô
|
../HAL/GPIO.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM 8 ô *Á m_pstGPIOx Á # m_u16GPIOPin ) # "» PST_GPIO Ü
|
../Core/Inc/main.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM ô$ Pu32 Y .Pu16 I /Pu8 : 0qg_start_send_flag : qbat_percent : qgroup_id : qlastpoll_count I qinterval_count I qslot_startcount I qtag_frequency I qtyncpoll_time I qwaitusart_timer I qslottime I qmax_slotpos I qcurrent_slotnum I qfangchai_flag : à
|
../algorithm/filters.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM float PLPFilter_Frac » *â pre_data # pre_factor # H
|
../Middlewares/HIDOLibrary/Include/HIDO_Shell.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM @ NÉ
%
%Ï "© "É "¶ PHIDO_ShellCmdFunc Ó )¤ShellCmdStruct m_pcName *# m_fnProc × # © "$PHIDO_ShellCmdStruct ð Ø
|
../Core/Inc/main.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM Ø Pu32 Y .Pu16 I /Pu8 : 0qwaitusart_timer I À
|
..\Middlewares\HIDOLibrary\Queue\HIDO_BaseQueue.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\Users\DuJian\Documents\L071\MDK-ARM "m "
|
..\Middlewares\HIDOLibrary\Include\HIDO_ATLite.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\Users\DuJian\Documents\L071\MDK-ARM Ì °HIDO_AT_EVENT_OK HIDO_AT_EVENT_ERROR HIDO_AT_EVENT_TIMEOUT HIDO_AT_EVENT_SEND_ERROR HIDO_AT_EVENT_LAST PHIDO_ATEventEnum µ PHIDO_ATLiteDeviceStruct "PHIDO_ATLiteDeviceInitStruct ÷,)ÇHIDO_ATLiteCmdSet m_pcCmd Í# m_u32CmdEvent . # "ÇPHIDO_ATLiteCmdSetStruct Nw %% "H" "ðPHIDO_ATLiteGetcFunc "N·w % "*PHIDO_ATLiteReadLineFunc 7#Nów %%x %. "ZPHIDO_ATLiteOutputFunc s$ÜAT_RAED_FLAG_NONE AT_RAED_FLAG_GET_CR AT_RAED_FLAG_GET_LF PHIDO_ATReadFlagEnum .)üHIDO_ATLiteDeviceInitStruct , m_pstFSM ,- # m_pstAtSets # m_u32AtSetsCount . # m_fnGetc # m_fnReadLine ;# m_fnOutput w# m_pcSendBuf # m_u32SendBufSize . # m_pcLineBuf # m_u32LineBufSize . #$ m_pUserData & #( Ñ"ü) HIDO_ATLiteDevice m_pstNext # m_pstAtSets # m_u32AtSetsCount . # m_fnGetc # m_fnReadLine ;# m_fnOutput w# m_pcSendBuf # m_u32SendBufSize . # m_u32SendLen . # m_pcLineBuf #$ m_u32LineBufSize . #( m_u32LineLen . #, m_eLineReadFlag Ü#0 m_pUserData & #4 m_u32TimerID . #8 m_pstFSM ,- #<ô
|
? m_au8MatchFlag i#@ à
|
..\Middlewares\HIDOLibrary\Debug\HIDO_Shell.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\Users\DuJian\Documents\L071\MDK-ARM Ü ¼ "¡2 Ã. O " "Ã "Í . "× ¼
|
..\Middlewares\HIDOLibrary\Debug\HIDO_Input.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\Users\DuJian\Documents\L071\MDK-ARM ô 8
|
"¡2 " À
|
..\Middlewares\HIDOLibrary\Queue\HIDO_VLQueue.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\Users\DuJian\Documents\L071\MDK-ARM l "24 "Õ3 ¼
|
..\Middlewares\HIDOLibrary\Queue\HIDO_ArraryQueue.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\Users\DuJian\Documents\L071\MDK-ARM ´ ð "}5
|
..\Middlewares\HIDOLibrary\Util\HIDO_Util.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\Users\DuJian\Documents\L071\MDK-ARM l ì int "° "&"?"Ö6 "w PINT32_PTR É y". PUINT32_PTR à z"* PDATA_PTR ø {"x PU8_PTR_PTR | µ&@ ¿&ÿ w Î? ×? sFOURYEARS ?µsDAYMS ?Q " "w"} D
|
..\Middlewares\HIDOLibrary\Util\HIDO_Timer.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\Users\DuJian\Documents\L071\MDK-ARM ¨ @ TIMER_STATE_IDLE TIMER_STATE_STOPPED TIMER_STATE_STARTED TIMER_STATE_TIMEUP PHIDO_TimerStateEnum ± t. tA ÀÈ7 ".
|
../Drivers/CMSIS/Include/cmsis_armcc.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\Users\DuJian\Documents\L071\MDK-ARM è ° ;ì__get_CONTROL Y a__result Y Y__regControl Y P <¦__set_CONTROL $Y control Y__regControl Y P ;á¦__get_APSR Y a__result Y Y__regAPSR Y P ;²__get_xPSR Y a__result Y Y__regXPSR Y P ;å¾__get_PSP Y a__result Y Y__regProcessStackPointer Y P <®Ê__set_PSP $Y topOfProcStack Y__regProcessStackPointer Y P ;ôÖ__get_MSP Y a__result Y Y__regMainStackPointer Y P <ºâ__set_MSP $Y topOfMainStack Y__regMainStackPointer Y P ;ûî__get_PRIMASK Y a__result Y Y__regPriMask Y P ;¥Ù__get_FPSCR Y a__result Y <Æê__set_FPSCR $Y fpscr ;9__RBIT Y $Y value a__result Y \result Y \s Y ;Ùà8__SSAT $ val $Y sat a__result Ø\max Ù\min Ù ;¤ù9__USAT Y $ val $Y sat a__result Y £\max $ Y 8æ__get_IPSR Y a__result Y Y__regIPSR Y P 9¡ ú__set_PRIMASK $Y priMask Y__regPriMask Y P ì
|
..\Middlewares\HIDOLibrary\Include\HIDO_Typedef.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\Users\DuJian\Documents\L071\MDK-ARM < ü uvoid unsigned char unsigned short unsigned int unsigned long long signed char short int long long char float double PHIDO_VOID ¶ $+PHIDO_UINT8 ¼ %+PHIDO_UINT16 Í &+PHIDO_UINT32 ß '+PHIDO_UINT64 ï (+PHIDO_INT8 )+PHIDO_INT16 *+PHIDO_INT32 ++PHIDO_INT64 $,+PHIDO_CHAR 1-+PHIDO_FLOAT 9.+PHIDO_DOUBLE B/+ÅHIDO_FALSE HIDO_TRUE PHIDO_BOOL %2+*ú m_pData z# m_u32Len # "LPHIDO_DataStruct V;*Ì m_u32Size # m_u32Len # m_pu8Data Ì# "]PHIDO_ByteArraryStruct B Ä
|
../Core/Src/system_stm32l0xx.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM Ä ð! : ´¥ ½¥ Æ¥ Ð
|
../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_tim_ex.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM ( Ì" "/A ~= "Ç 4
|
../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_tim.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM 4 4$ "/A Y "Ä "Y ÷; "Ô : "Þ ; "è "¦: = "ø u< "> " /A ""( " ±9 ", Ô
|
../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_spi.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM @ ¸1 "!E ": tY "( Ô
|
../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart_ex.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM Ô3 "¦J ": "I ¤
|
../Drivers/CMSIS/Include/cmsis_armcc.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM \9 s ;î__get_CONTROL Y a__result Y Y__regControl Y P <¨__set_CONTROL $Y control Y__regControl Y P ;ã__get_IPSR Y a__result Y Y__regIPSR Y P ;¦__get_APSR Y a__result Y Y__regAPSR Y P ;Ù²__get_xPSR Y a__result Y Y__regXPSR Y P ;¢¾__get_PSP Y a__result Y Y__regProcessStackPointer Y P <ëÊ__set_PSP $Y topOfProcStack Y__regProcessStackPointer Y P ;±Ö__get_MSP Y a__result Y Y__regMainStackPointer Y P <÷â__set_MSP $Y topOfMainStack Y__regMainStackPointer Y P ;¡Ù__get_FPSCR Y a__result Y <Âê__set_FPSCR $Y fpscr ;9__RBIT Y $Y value a__result Y \result Y \s Y ;Õà8__SSAT $ val $Y sat a__result Ô\max Õ\min Õ ; ù9__USAT Y $ val $Y sat a__result Y \max Y 8èî__get_PRIMASK Y a__result Y Y__regPriMask Y P 9£ ú__set_PRIMASK $Y priMask Y__regPriMask Y P ü
|
../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM Ü4 "¦J : "Å I "Ï ": "I ÆG ¦J "ë "( Ð
|
../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_lptim.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM è dZ "N N "Æ ä
|
../Drivers/CMSIS/Include/core_cm0plus.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM Àc *!_reserved0 Y # !V Y # !C Y # !Z Y # !N Y # S b ® w Y PAPSR_Type Ý*Ó!ISR Y # !_reserved0 Y # Sæ b ' w Y PIPSR_Type Sø*!ISR Y # !_reserved0 Y # !T Y # !_reserved1 Y # !V Y # !C Y # !Z Y # !N Y # S b x w Y PxPSR_Type *æ!nPRIV Y # !SPSEL Y # !_reserved1 Y # Sù b & w Y PCONTROL_Type f²* ISER # ³Y RESERVED0 ¨#Í ICER Ä#åY RSERVED1 Ú#ÿ ISPR ö#Y RESERVED2 #² ICPR )#ÊY RESERVED3 ?#çY ? RESERVED4 \# IP y# tY PNVIC_Type Ô*§( CPUID -# ICSR # VTOR # AIRCR # SCR # CCR # RESERVED1 Y # SHP # SHCSR #$ Y t'PSCB_Type ¦ò*÷ CTRL # LOAD # VAL # CALIB -# PSysTick_Type BÞ*Ì TYPE -# CTRL # RNR # RBAR # RASR # PMPU_Type ;
|
ö__NVIC_GetEnableIRQ Y $£ IRQn a__result Y ;Ï NVIC_EncodePriority Y $Y PriorityGroup $Y PreemptPriority $Y SubPriority a__result Y \PriorityGroupTmp Y \PreemptPriorityBits Y \SubPriorityBits Y <ü NVIC_DecodePriority $Y Priority $Y PriorityGroup $pPreemptPriority $pSubPriority \PriorityGroupTmp Y \PreemptPriorityBits Y \SubPriorityBits Y "Y |<Ä ´__NVIC_SetVector $£ IRQn $Y vector \vectors | ;Ç__NVIC_GetVector Y $£ IRQn a__result Y \vectors | ;·ÿSCB_GetFPUType Y a__result Y 9Ýå__NVIC_EnableIRQ $£ IRQn 9__NVIC_DisableIRQ $£ IRQn 8Ã__NVIC_GetPendingIRQ Y $£ IRQn a__result Y 9í¯__NVIC_SetPendingIRQ $£ IRQn 9¾__NVIC_ClearPendingIRQ $£ IRQn 9ÐÐ__NVIC_SetPriority $£ IRQn $Y priority 8è__NVIC_GetPriority Y $£ IRQn a__result Y 9ª×"__NVIC_SystemReset 8äSysTick_Config Y $Y ticks a__result Y Ä
|
../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_dma.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM ¤1 ðh "( Ð
|
../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_gpio.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM °1 Ll "» "7O tY Ü
|
../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_flash_ex.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM Ð1 äp "P "Y "RQ "áQ ¸
|
../Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_flash.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM Ü1 Ür FLASH_PROC_NONE FLASH_PROC_PAGEERASE FLASH_PROC_PROGRAM PFLASH_ProcedureTypeDef À H* ProcedureOnGoing # NbPagesToErase # Address # Page # Lock # ErrorCode # ttY PFLASH_ProcessTypeDef $[ È
|
../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM ô= äw "»S Ô
|
../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM > <z tY "ÖU "fV "Y À
|
../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM $? tY 4
|
../Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM @ (
HAL_TICK_FREQ_10HZ dHAL_TICK_FREQ_100HZ
|
HAL_TICK_FREQ_1KHZ HAL_TICK_FREQ_DEFAULT PHAL_TickFreqTypeDef º 7 à
|
../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_adc.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM S "¹Z "Y "Y "Z "( tY È
|
..\decadriver\dw_driver.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM ÈS Ì 9Çdelay_ms $Y nTimer \i Y 0
|
..\decadriver\deca_params_init.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM ØS 0 : ¶§ Y Ŷ Ð: ÙÅ ä: «[ õ: I õ û õ ¶ ¨ ±õ Ü
|
..\decadriver\deca_device.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM $U t int q\ "© Pdwt_local_data_t ¥O"°\ "\ t: ": "Ç\ "Y "Ü\ 8¢
|
dwt_readdevid Y a__result Y 8° dwt_write16bitoffsetreg ¢ $¢ regFileID $¢ regOffset $I regval a__result ¢ \reg ¢ : \buffer
8Ì dwt_write32bitoffsetreg ¢ $¢ regFileID $¢ regOffset $Y regval a__result ¢ \j ¢ \reg ¢ : \buffer 8
|
dwt_read16bitoffsetreg I $¢ regFileID $¢ regOffset a__result I \regval I
: \buffer z\result ¢ 9ο _dwt_aonconfigupload Å: \buf º 9ÿÕ _dwt_aonarrayupload ö: \buf ë 9´©dwt_entersleepaftertx $¢ enable \reg Y 9Ødwt_rxreset \resetrx : 8±dwt_checkoverrun ¢ a__result ¢ 9¥Ç_dwt_disablesequencing *Ý < deviceID Y # partID Y # lotID Y # chan : # longFrames : # otprev : # txFCTRL Y # xtrim : # dblbuffon : # sysCFGreg Y # sleep_mode I # cdata q\ # wait4resp : #, prfIndex ¢ #0O %¯ " dwt_txcallback #4O %¯ "º dwt_rxcallback Â#8 ð
|
..\ExternalDevices\WS2812.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM ^ ¨ 9Éw28delay $Y nTimer \i Y 9ß&RGB_Set_Down 9ðZRGB_Rst
|
..\ExternalDevices\lis3dh_driver.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM 0^ ´¯ unsigned char signed char unsigned short short unsigned int int float double Pu8_m © EPs8_m º FPu16_m É GPs16_m Û HPu32_m ä IPs32_m ô JPfp32_m û KPfp64_m L"tY "Û ": "+d "ÿ "Àa 8ìmir3da_register_read $ReadAddr $vdata_m $Len a__result 8µmir3da_register_write $ReadAddr $data_m a__result 8öé LIS3DH_ReadReg : $: Reg $Data a__result : 8°
|
LIS3DH_GetWHO_AM_I Ga $val a__result Ga 8úú LIS3DH_WriteReg : $: WriteAddr $: Data a__result : 9¡Úmir3da_set_enable $ô enable È
|
..\HAL\Flash.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM w h¾ unsigned short unsigned int ": : "½ X
|
..\HAL\UART.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM ,w PÀ *÷t m_eUartID |k # m_eTxMode Ìj # m_eRxMode %k # m_pstUart ÷# m_pu8RxBuf # m_u32RxBufSize < # m_pu8RxLastPos # m_pu8RxBufEnd # m_stRxArraryQueue o # m_pu8TxBuf #, m_u32TxBufSize < #0 m_u32TxQueueMemberCnt < #4 m_stTxVLQueue km #8 m_u32RxValue < #h m_u32Flag < #l m_fnRxISR zj #p "¦J PST_UartInfo
|
9ý t) "4 ";l "Èm 9Ú
|
jUart_RXINTEnable $|k _eUartID
|
..\HAL\SPI.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM w |È int ": À
|
..\HAL\Reboot.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM w Ê 9À,Reboot_TimerCallback $4 _pArg
|
..\HAL\BSP.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM °w Ì qhuart1 ¦J qhuart2 ¦J qhlpuart1 ¦J qhtim21 /A "¦J "/A 8BBSP_ResourceInit ñ' a__result ñ' Ü
|
../Drivers/CMSIS/Include/core_cm0plus.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM ØÞ $- *!_reserved0 Y # !V Y # !C Y # !Z Y # !N Y # S b ® w Y PAPSR_Type Ý*Ó!ISR Y # !_reserved0 Y # Sæ b ' w Y PIPSR_Type Sø*!ISR Y # !_reserved0 Y # !T Y # !_reserved1 Y # !V Y # !C Y # !Z Y # !N Y # S b x w Y PxPSR_Type *æ!nPRIV Y # !SPSEL Y # !_reserved1 Y # Sù b & w Y PCONTROL_Type f²* ISER # ³Y RESERVED0 ¨#Í ICER Ä#åY RSERVED1 Ú#ÿ ISPR ö#Y RESERVED2 #² ICPR )#ÊY RESERVED3 ?#çY ? RESERVED4 \# IP y# tY PNVIC_Type Ô*§( CPUID -# ICSR # VTOR # AIRCR # SCR # CCR # RESERVED1 Y # SHP # SHCSR #$ Y t'PSCB_Type ¦ò*÷ CTRL # LOAD # VAL # CALIB -# PSysTick_Type BÞ*Ì TYPE -# CTRL # RNR # RBAR # RASR # PMPU_Type <
|
å__NVIC_EnableIRQ $£ IRQn ;¿
|
ö__NVIC_GetEnableIRQ Y $£ IRQn a__result Y <å
|
__NVIC_DisableIRQ $£ IRQn ;£ __NVIC_GetPendingIRQ Y $£ IRQn a__result Y <Ì ¯__NVIC_SetPendingIRQ $£ IRQn <÷ ¾__NVIC_ClearPendingIRQ $£ IRQn < Ð__NVIC_SetPriority $£ IRQn $Y priority ;é è__NVIC_GetPriority Y $£ IRQn a__result Y ;NVIC_EncodePriority Y $Y PriorityGroup $Y PreemptPriority $Y SubPriority a__result Y \PriorityGroupTmp Y \PreemptPriorityBits Y \SubPriorityBits Y <ËNVIC_DecodePriority $Y Priority $Y PriorityGroup $ÑpPreemptPriority $ÑpSubPriority \PriorityGroupTmp Y \PreemptPriorityBits Y \SubPriorityBits Y "Y Ë<´__NVIC_SetVector $£ IRQn $Y vector \vectors Ë ;ÙÇ__NVIC_GetVector Y $£ IRQn a__result Y \vectors Ë ;ÿSCB_GetFPUType Y a__result Y ;¿SysTick_Config Y $Y ticks a__result Y 9Ü×"__NVIC_SystemReset x
|
..\FML\lora.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM øw üÎ uvoid " ( " 9½ ÝLora_Sleep 9Ó êLora_WakeUp 9 } Lora_RecvResp $ò( _pu8Resp $¨' _u32Len 9 ÃLora_ResetH 9° Lora_Run ÛRECV_STATE_HEAD RECV_STATE_BODY PE_RecvState 0 &LORA_CMD_GOTO_AT_MODE LORA_CMD_CONFIG_WAN_MODE LORA_CMD_JOIN_OTAA LORA_CMD_CONFIG_CLASS LORA_CMD_SET_DEVEUI LORA_CMD_SET_APPEUI LORA_CMD_SET_APPKEY LORA_CMD_SET_DR LORA_CMD_SET_CH LORA_CMD_SET_ADR LORA_CMD_SET_SLEEP
|
LORA_CMD_REBOOT LORA_CMD_MAX PE_LoraCmd n 8LORA_EVENT_START LORA_EVENT_CMD_OK LORA_EVENT_CMD_ERROR LORA_EVENT_CMD_TIMEOUT PE_LoraEvent @: ÿ qlora_sendfinalbag_flag : Éÿo Õ' ÿ à' ë' "( úk t
|
../HAL/uart.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM dx Ð O%' " PFN_RxISR ôUART_TX_MODE_DMA UART_TX_MODE_INT UART_TX_MODE_POLL PE_UartTxMode ² ÍUART_RX_MODE_DMA UART_RX_MODE_INT UART_RX_MODE_INT_ISR PE_UartRxMode $¤UART_ID_DBG UART_ID_LORA UART_ID_GPS UART_ID_LAST PE_UartID a-*ã m_eTxMode ô # m_eRxMode M# m_pu8RxBuf ò( # m_u32RxBufSize ¨' # m_pu8TxBuf ò( # m_u32TxBufSize ¨' # m_u32TxQueueMemberCnt ¨' # m_fnRxISR ¢ # PST_UartInit ´; ì
|
..\FML\lora.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM |x Ð ÝLORA_PIN_RESET LORA_PIN_SLEEP LORA_PIN_RUN LORA_PIN_MAX PE_LoraPin ä
|
..\FML\Power.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM Tz ¬Ø ÑPOWER_PIN_EN POWER_PIN_GPS_LORA POWER_PIN_MAX PE_PowerPin l
|
..\FML\Power.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM x L× quwbled Y qgpsled Y qloraled Y qpowerled Y qlp_time Y qled_timer Y ×p qnomove_flag : qhadc ¹Z qhlpuart1 ¦J qhuart1 ¦J qhuart2 ¦J qhspi1 !E qhtim21 /A t
|
../HAL/Uart.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM X @ O% " PFN_RxISR ôUART_TX_MODE_DMA UART_TX_MODE_INT UART_TX_MODE_POLL PE_UartTxMode ² ÍUART_RX_MODE_DMA UART_RX_MODE_INT UART_RX_MODE_INT_ISR PE_UartRxMode $¤UART_ID_DBG UART_ID_LORA UART_ID_GPS UART_ID_LAST PE_UartID a-*ã m_eTxMode ô # m_eRxMode M# m_pu8RxBuf # m_u32RxBufSize < # m_pu8TxBuf # m_u32TxBufSize < # m_u32TxQueueMemberCnt < # m_fnRxISR ¢ # PST_UartInit ´; Ü
|
..\FML\GPS.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM D{ Ý ÀGPS_STATE_INVALID GPS_STATE_VALID PE_GPSState GPS_LAT_SIGN_NORTH GPS_LAT_SIGN_SOUTH PE_GPSLatSign Ò !ÆGPS_LON_SIGN_EAST GPS_LON_SIGN_WEST PE_GPSLonSign 'GPS_PIN_REST GPS_PIN_EN GPS_PIN_LAST PE_GPSPin Z/*á( m_u16Speed ) # m_u16Dir ) # m_dLat Ì # m_dLon Ì # m_eState À # m_u16Year ) # m_u8Mon # m_u8Day # m_u8Hour # m_u8Min # m_u8Sec # PST_GPS >GPS_TYPE_GGA GPS_TYPE_MAX PE_GPSType oEO·%%·%< "© "¥PFN_GPSEventCallback ½G
|
..\FML\GPS.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM pz 0Û char ¥ ÿ "© "» 8Ä@GPS_DataCheck
$¥ _pcData $< _u32Len a__result
\stData 8 \stCheckValue 8 \u8CheckValue \u8CalcValue \i < ¡GPS_RECV_STATE_IDLE GPS_RECV_STATE_HEAD GPS_RECV_STATE_CR GPS_RECV_STATE_LF PE_GPSRecvState D%* m_eState ¡# ש m_acRecvBuf Ì# m_u32RecvLen < # PST_GPSRecv ·,quwbled Y qgpsled Y qloraled Y qpowerled Y Þ: ê ÿ ö ÿ ¯q ô
|
..\FML\battery.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM } àâ ßBATTERY_PIN_STATUS BATTERY_PIN_MEARS_CTRL BATTERY_PIN_MAX PE_BatteryPin T
|
..\FML\Battery.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM \{ Ìá float 9½,Battery_MearsEnable 9Û9Battery_MearsDisable 9JBattery_ConfigureAdcChannel 8»Battery_GetVoltage a__result \fVoltage Æÿo qhadc ¹Z Ä
|
..\FML\DBG.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM ,} Øå char " "£ ¹ ÿ © "¹
|
../Middlewares/HIDOLibrary/Include/HIDO_Input.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM p ¨ INPUT_LOGIN_STATE_USERNAME INPUT_LOGIN_STATE_PASSWORD INPUT_LOGIN_STATE_SUCCESS PHIDO_InputLoginStateEnum ¶ )õInputStruct m_pstNext õ# m_u8DirectionState # m_u8InputState # m_eLoginState # m_u32LastInputTick < #Æ© m_acInputUserName »# ê© ? m_acInputPassWord ß# m_u32CmdLen < #\ m_i32CmdIndex
#` m_u32CmdTabLen < #d m_i32CmdTabIndex
#h m_u32CmdTabChange < #l m_u32HistoryReadIndex < #p m_i32HistoryWriteIndex
#t m_u32HistoryCnt < #xß© c m_acCmdBuf Ô#|ü© c m_acCmdTabBuf ñ#à© c ¦ m_acHistoryList #ÄÉ© c m_acHistoryExchange >#¬
|
Nó
%ÿV "e m_fnPrintf s# N
%ÿ " m_fnPuts # N»
% "¬ m_fnPutc »# Nß
% "Ð m_fnGetc ß# "4© "ùPHIDO_InputStruct 4:
|
..\FML\Beep.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM ~ tê "/A È
|
..\APL\ss_dw_tag_core.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM Ô ï double float int "Ft Éfr Ôsr ' qg_pairstart : qsync_timer I fr fr fr §fr ²fr ½ È Ó Þ ésr qbigslot_num fr sr O I quserkey_state sr qmotor_keeptime ¨ qintheight æfr
|
ñsr üY Y
|
Y
|
Y
|
¨
|
³
|
qPah_HRD_flag_fangchai : qmodule_power : qimu_enable : qmotor_enable : ": 9Ë final_msg_set_ts $ts_field $i ts \i ± 8ÊFindNearBasePos sr $fr baseid a__result sr \i sr àenumtagstate DISCPOLL REGPOLL GETNEARMSG NEARPOLL SINGLEPOLL qhlptim1 N û: : : ; : ¨: ³ ³: c ¾ É ¸
|
..\APL\serial_at_cmd_app.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM d @ý int UsartReceiveWaitHead0 UsartReceiveWaitHead1 UsartReceiveWaitMsgType UsartReceiveWaitLength UsartReceiveWaitCMD UsartReceiveWaitIndex UsartReceiveWaitDataLen UsartReceiveWaitData UsartReceiveWaitChecksum PUsartRecvPackState ¨ ¸: c <
|
..\APL\dw_app.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM Ä Ì float qHeight qAltitude quserkey_state sr ": 8¨H
|
Checksum_u16 I $Ñ pdata $Y len a__result I \sum I \i Y qg_pairstart : d
|
../decadriver/deca_device_api.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM $$ int Pdwt_callback_data_t LPeCHAN ½Pdwt_config_t F Pdwt_txconfig_t î»Pdwt_rxdiag_t ËPdwt_deviceentcnts_t ¾ÞPdecaIrqStatus_t ¦ î *½ status Y # event : # aatset : # datalength I #: fctrl # dblbuff : #
|
ÆCHAN_CTRL_TXCHAN_1 CHAN_CTRL_TXCHAN_2 CHAN_CTRL_TXCHAN_3 CHAN_CTRL_TXCHAN_4 CHAN_CTRL_TXCHAN_5 CHAN_CTRL_TXCHAN_7 *î chan : # prf : # txPreambLength : # rxPAC : # txCode : # rxCode : # nsSFD : # dataRate : # phrMode : # sfdTO I # * PGdly : # power Y # *¾ maxNoise I # firstPathAmp1 I # stdNoise I # firstPathAmp2 I # firstPathAmp3 I # maxGrowthCIR I #
|
rxPreamCount I # firstPath I # *å PHE I # RSL I # CRCG I # CRCB I # ARFE I # OVER I #
|
SFDTO I # PTO I # RTO I # TXF I # HPW I # TXW I # ¨
|
..\APL\global_param.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM X ¨I ÿ À
|
..\APL\Shell.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM 4 qbat_percent : ²u ¸© "© "¸ È
|
..\APL\APL.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM |
Ð float qnomove_count qoffsettimeus qactive_flag v quwbled Y qgpsled Y qloraled Y qpowerled Y qlora_recv_num : qGPS_ON_TIME Y qlp_time Y Ü: qGPS_final_data QqGPS_final_changdu : qnomove_time Y qGPS_ON_flag : qnomove_flag : "© 8ÿIsDisassemblyAlarm ÿ a__result ÿ 8«IsTypecCActive ÿ a__result ÿ 8ëüIsVibration ÿ a__result ÿ \bIsVibration ÿ GPS_OFF GPS_ON GPS_SUCCESS : qmotor_state v qmodule_power : Ü
|
../FML/GPS.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM x ÀGPS_STATE_INVALID GPS_STATE_VALID PE_GPSState GPS_LAT_SIGN_NORTH GPS_LAT_SIGN_SOUTH PE_GPSLatSign Ò !ÆGPS_LON_SIGN_EAST GPS_LON_SIGN_WEST PE_GPSLonSign 'GPS_PIN_REST GPS_PIN_EN GPS_PIN_LAST PE_GPSPin Z/*á( m_u16Speed ) # m_u16Dir ) # m_dLat Ì # m_dLon Ì # m_eState À # m_u16Year ) # m_u8Mon # m_u8Day # m_u8Hour # m_u8Min # m_u8Sec # PST_GPS >GPS_TYPE_GGA GPS_TYPE_MAX PE_GPSType oEO·%%·%< "© "¥PFN_GPSEventCallback ½G
|
../HAL/RTC.h Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM Ø * m_u32Year < # m_u8Month # m_u8Day # m_u8Hour # m_u8Min # m_u8Sec # PST_RTCDateTime È
|
../Core/Src/stm32l0xx_hal_msp.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM Ì ð "¹Z tY "N "¦J "!E "/A ¼
|
../Core/Src/main.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM Ø # int tY "N 9ÄÃError_Handler 9Ýâ MX_LPTIM1_Init è: qmodule_power : qimu_enable : qmotor_enable : qlastpoll_time I qcurrent_time I qbigslot_num I qyouxiao_ceju : qlora_sendfinal_rx_time Y qlora_sendfinal_rx_bag_flag : ..\Middlewares\HIDOLibrary\Queue\HIDO_BaseQueue.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\Users\DuJian\Documents\L071\MDK-ARM 0 6 >| HIDO_BaseQueueGetRear 0 6 i_pstBaseQ bw ^__result P ..\Middlewares\HIDOLibrary\Queue\HIDO_BaseQueue.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\Users\DuJian\Documents\L071\MDK-ARM * 0 ü >w HIDO_BaseQueueGetFront * 0 ( i_pstBaseQ bw = ^__result P p ..\Middlewares\HIDOLibrary\Queue\HIDO_BaseQueue.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\Users\DuJian\Documents\L071\MDK-ARM ¼ * h >ñW HIDO_BaseQueueGetContinuousSize × ¼ * P i_pstBaseQ bw i_u32Size ø i_pu32Offset hw Ú i_pu32TotalLen hw » ___result × Zu32SkipLen ¨ ..\Middlewares\HIDOLibrary\Queue\HIDO_BaseQueue.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\Users\DuJian\Documents\L071\MDK-ARM f $ >F HIDO_BaseQueueIsFull Q f 4 i_pstBaseQ bw ^ ___result Q K ..\Middlewares\HIDOLibrary\Queue\HIDO_BaseQueue.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\Users\DuJian\Documents\L071\MDK-ARM N f ¨ >5 HIDO_BaseQueueIsEmpty Q N f | i_pstBaseQ bw ¦ ___result Q ( ..\Middlewares\HIDOLibrary\Queue\HIDO_BaseQueue.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\Users\DuJian\Documents\L071\MDK-ARM b , >ª# HIDO_BaseQueueDequeue × b Ä i_pstBaseQ bw i_u32DequeueCnt ø ___result × å ( ..\Middlewares\HIDOLibrary\Queue\HIDO_BaseQueue.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\Users\DuJian\Documents\L071\MDK-ARM ¼ ¼ >ª HIDO_BaseQueueEnqueue × ¼ 4 i_pstBaseQ bw i_u32EnqueueCnt h ___result × U $ ..\Middlewares\HIDOLibrary\Queue\HIDO_BaseQueue.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\Users\DuJian\Documents\L071\MDK-ARM 6 N L >¥ HIDO_BaseQueueInit × 6 N ¤ i_pstBaseQ bw Þ i_u32TotalCnt Ë ___result × ¸ ä ..\Middlewares\HIDOLibrary\ATLiteCore\HIDO_ATLite.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\Users\DuJian\Documents\L071\MDK-ARM Ü ?å HIDO_ATLiteDebugOff ü ä ..\Middlewares\HIDOLibrary\ATLiteCore\HIDO_ATLite.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\Users\DuJian\Documents\L071\MDK-ARM ¨ L ?ä HIDO_ATLiteDebugOn ¨ è ..\Middlewares\HIDOLibrary\ATLiteCore\HIDO_ATLite.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\Users\DuJian\Documents\L071\MDK-ARM Yl_pstDeviceList qy Yl_bATDebugFlag ñ D ..\Middlewares\HIDOLibrary\Debug\HIDO_Shell.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\Users\DuJian\Documents\L071\MDK-ARM ` ¸ >ÃÖ HIDO_ShellCmdRegister w ` ¸ $ i_pstShellCmd Ý} i_u32ShellCmdCnt . ___result w G Zi . m Zj . Z $ ..\Middlewares\HIDOLibrary\Debug\HIDO_Shell.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\Users\DuJian\Documents\L071\MDK-ARM Ø \ L >¤JHIDO_ShellLs w Ø \ ¼ iargc w ú iargs É} Ü ^__result w PXi w TXj w U ø ..\Middlewares\HIDOLibrary\Debug\HIDO_Shell.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\Users\DuJian\Documents\L071\MDK-ARM À Æ ô >ød HIDO_ShellGetCmdCount . À Æ ^__result . P ..\Middlewares\HIDOLibrary\Debug\HIDO_Shell.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\Users\DuJian\Documents\L071\MDK-ARM $ V \ >:HIDO_ShellClear w $ V , iargc w j iargs É} L ^__result w P0 ô ..\Middlewares\HIDOLibrary\Debug\HIDO_Shell.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\Users\DuJian\Documents\L071\MDK-ARM Ì Ò Ð >öHIDO_ShellGetInput ²} Ì Ò ^__result ²} P ..\Middlewares\HIDOLibrary\Debug\HIDO_Shell.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\Users\DuJian\Documents\L071\MDK-ARM Yl_pstShellInput ²} Yl_u32ShellCmdCount . Yl_astShellCmdList ¸} ð ..\Middlewares\HIDOLibrary\Debug\HIDO_Input.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\Users\DuJian\Documents\L071\MDK-ARM à ð ?òñ HIDO_InputRegister à ð i_pstInput ~ ± Ä ..\Middlewares\HIDOLibrary\Debug\HIDO_Input.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\Users\DuJian\Documents\L071\MDK-ARM Yl_pstInputList ~ \ ..\Middlewares\HIDOLibrary\Queue\HIDO_VLQueue.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\Users\DuJian\Documents\L071\MDK-ARM P >Þc HIDO_VLQInit × P Ä i_pstVLQ ^ i_pQBuf l i_u32QBufSize M i_u32LenInfoCnt / ___result × Zu32LenInfoSize ..\Middlewares\HIDOLibrary\Queue\HIDO_VLQueue.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\Users\DuJian\Documents\L071\MDK-ARM B >U HIDO_VLQDequeue × B ¨ i_pstVLQ ^ ú i_pstVLQMember X Ü ___result × É ..\Middlewares\HIDOLibrary\Queue\HIDO_VLQueue.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\Users\DuJian\Documents\L071\MDK-ARM n ª , >@HIDO_VLQGetDequeueMember X n ª i_pstVLQ ^ N ___result X ; ..\Middlewares\HIDOLibrary\Queue\HIDO_VLQueue.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\Users\DuJian\Documents\L071\MDK-ARM B n ¼ >2 HIDO_VLQEnqueue × B n l i_pstVLQ ^ ¾ i_pstVLQMember X ___result × d ..\Middlewares\HIDOLibrary\Queue\HIDO_VLQueue.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\Users\DuJian\Documents\L071\MDK-ARM ª H >æHIDO_VLQGetEnqueueMember X ª Ü i_pstVLQ ^ B i_u32DataSize $ ___result X þ ZpstVLQMember X Yu32Offset lYu32TotalLen h $ ..\Middlewares\HIDOLibrary\Queue\HIDO_ArraryQueue.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\Users\DuJian\Documents\L071\MDK-ARM , b x >¤ HIDO_ArraryQueueOut × , b ` i_pstQueue ² i_pMember ___result × ..\Middlewares\HIDOLibrary\Queue\HIDO_ArraryQueue.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\Users\DuJian\Documents\L071\MDK-ARM ô >' HIDO_ArraryQueueIsEmpty Q ô Ð i_pstQueue ___result Q ó $ ..\Middlewares\HIDOLibrary\Queue\HIDO_ArraryQueue.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\Users\DuJian\Documents\L071\MDK-ARM ¬ â x >£ HIDO_ArraryQueueIn × ¬ â $ i_pstQueue v i_pMember X ___result × E ..\Middlewares\HIDOLibrary\Queue\HIDO_ArraryQueue.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\Users\DuJian\Documents\L071\MDK-ARM , >1 HIDO_ArraryQueueIsFull Q , i_pstQueue Ê ___result Q · @ ..\Middlewares\HIDOLibrary\Queue\HIDO_ArraryQueue.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\Users\DuJian\Documents\L071\MDK-ARM â ô x ?À HIDO_ArraryQueueInit â ô è i_pstQueue A i_pArraryBuf . i_u32ArraryLen i_u32MemberSize ü ..\Middlewares\HIDOLibrary\Util\HIDO_Util.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\Users\DuJian\Documents\L071\MDK-ARM H X , ?üü HIDO_UtilBzero H X T i_pData & i_u32Size . t H ..\Middlewares\HIDOLibrary\Util\HIDO_Util.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\Users\DuJian\Documents\L071\MDK-ARM À >Çë HIDO_UtilSnprintf . À ° i_pcBuf
|
i_u32BufSize .
|
h_pcFmt ¯ xV^__result . P(Yap 0 XXu32Len . U
|
` ..\Middlewares\HIDOLibrary\Util\HIDO_Util.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\Users\DuJian\Documents\L071\MDK-ARM À >á HIDO_UtilStrStr x À <
|
i_pcSrc x æ
|
i_u32SrcLen . È
|
i_pcTarget ª
|
___result x \
|
Zi .
|
Zu32Temp .
|
Zu32TargetLen . o
|
\ ..\Middlewares\HIDOLibrary\Util\HIDO_Util.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\Users\DuJian\Documents\L071\MDK-ARM ª Ø int "´ >Þ HIDO_UtilParseFormat . ª i_pu8Src x î i_u32SrcLen . Û h_pcFmt ¯ xV___result . YsArgPtr 0 XZnParseNum ´ È ZcSign ´ ZbReturn ñ ÐF ¦ XbNeg ñ LXbBeg ñ HXnResult . SXpInt » U
|
Xc P ¦ XnResult . SXpUint UYc P Á < XpDptr PXpStart x UXnCount . S
|
Ý< ZppPtr 6 z 4 ..\Middlewares\HIDOLibrary\Util\HIDO_Util.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\Users\DuJian\Documents\L071\MDK-ARM ª $ >µR HIDO_UtilHexStrBufToInt . ª i_pcStringBuf J i_u32BufLen . , ^__result . P Xu32Temp . T ..\Middlewares\HIDOLibrary\Util\HIDO_Util.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\Users\DuJian\Documents\L071\MDK-ARM X ¤ > HIDO_UtilCharToHex X h i_cCh ~ ^__result P0 ä ..\Middlewares\HIDOLibrary\Util\HIDO_Timer.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\Users\DuJian\Documents\L071\MDK-ARM ô Ô ?ãy HIDO_TimerPoll ô Xi . T Ø ..\Middlewares\HIDOLibrary\Util\HIDO_Timer.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\Users\DuJian\Documents\L071\MDK-ARM è ?Ø\ HIDO_TimerTick è ¼ ..\Middlewares\HIDOLibrary\Util\HIDO_Timer.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\Users\DuJian\Documents\L071\MDK-ARM l ì >O HIDO_TimerCancel w l Ð i_u32TimerID . ú ___result w ç \ ..\Middlewares\HIDOLibrary\Util\HIDO_Timer.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\Users\DuJian\Documents\L071\MDK-ARM Þ p >Û> HIDO_TimerStart w Þ i_u32TimerID . i_u8Type iu32Tick . t i_fnTimerProc ²7 a i_pPrivateData & N ___result w ; ..\Middlewares\HIDOLibrary\Util\HIDO_Timer.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\Users\DuJian\Documents\L071\MDK-ARM Ü >¢ HIDO_TimerCreate w Ü ¸ i_pu32TimerID ø þ ___result w Ø Zu32NewTimerID . ë ü ..\Middlewares\HIDOLibrary\Util\HIDO_Timer.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\Users\DuJian\Documents\L071\MDK-ARM pg_u32TimerTick á pg_u64TimerTick ç Yl_stTimerList í h. ..\Middlewares\HIDOLibrary\Util\HIDO_Lock.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\Users\DuJian\Documents\L071\MDK-ARM D T ? HIDO_UnLock D Fñ* eC dS Ff 8 > &o} 1 d ( ..\Middlewares\HIDOLibrary\Util\HIDO_Lock.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\Users\DuJian\Documents\L071\MDK-ARM ô $! ? HIDO_Lock ô D Fï* ö ú eC dS Ff
|
o} Y d Ä ..\Middlewares\HIDOLibrary\Util\HIDO_Lock.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\Users\DuJian\Documents\L071\MDK-ARM Yl_u32LockNesting & ø È ../Core/Src/system_stm32l0xx.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM   p" ?ÉSystemInit   l ../Core/Src/system_stm32l0xx.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM pSystemCoreClock Y ô pAHBPrescTable ? òï pPLLMulTable Q ð pAPBPrescTable H ð ` ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_tim_ex.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM ô L d# >âRHAL_TIMEx_MasterConfigSynchronization a ô L ihtim > isMasterConfig ) ___result a Æ Ztmpcr2 Y Ztmpsmcr Y ä X ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_tim.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM | È$ >ج'HAL_TIM_ConfigClockSource a | \ ihtim î isClockSourceConfig 8 ¹ ___result a } Xstatus a VZtmpsmcr Y T ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_tim.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM Îà öà Ð% ?Ô6 TIM_TI2_ConfigInputStage Îà öà , iTIMx V ½ iTIM_ICPolarity Y ª iTIM_ICFilter Y Ztmpccmr1 Y y Ztmpccer Y [ T ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_tim.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM ªÃ Îà \& ?Ó½5 TIM_TI1_ConfigInputStage ªÃ Îà РiTIMx V A iTIM_ICPolarity Y . iTIM_ICFilter Y Ztmpccmr1 Y ý Xtmpccer Y S ( ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_tim.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM ¸Â È ä& ?¨7 TIM_ITRx_SetConfig ¸Â È T iTIMx V iInputTriggerSource Y Ztmpsmcr Y h \ ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_tim.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM  ¸Â \' ?Ü´7 TIM_ETR_SetConfig  ¸Â ¬ iTIMx V 1 iTIM_ExtTRGPrescaler Y iTIM_ExtTRGPolarity Y iExtTRGFilter Y ø Ztmpsmcr Y Ú L ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_tim.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM Ì ¬ Ø' >Í® HAL_TIM_PWM_ConfigChannel a Ì ¬ D ihtim î Ë isConfig ¢ iChannel Y ___result a f Xstatus a W @ ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_tim.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM È ú Ð( ?ÁÊ2 TIM_OC1_SetConfig È ú ô iTIMx V q iOC_Config ^ Ztmpccmrx Y " Ztmpccer Y @ Xtmpcr2 Y T @ ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_tim.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM ú 4à h) ?Áù2 TIM_OC2_SetConfig ú 4à iTIMx V iOC_Config î Ztmpccmrx Y ² Ztmpccer Y Ð Xtmpcr2 Y U @ ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_tim.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM 4à là * ?Á©3 TIM_OC3_SetConfig 4à là iTIMx V iOC_Config Ztmpccmrx Y C Ztmpccer Y l Xtmpcr2 Y T @ ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_tim.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM là ªÃ * ?ÁØ3 TIM_OC4_SetConfig là ªÃ ° iTIMx V - iOC_Config Ztmpccmrx Y Þ Ztmpccer Y ü Xtmpcr2 Y U ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_tim.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM È 0+ >¢º HAL_TIM_PWM_Stop a È @ ihtim î iChannel Y u ___result a b 4 ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_tim.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM ð x Ì+ >µ HAL_TIM_PWM_Start a ð x ¼ ihtim î + iChannel Y ___result a ï Ztmpsmcr Y Ü ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_tim.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM ¬ ì Ô, >
|
HAL_TIM_PWM_Init a ¬ ì T ihtim î ___result a t ø ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_tim.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM ì î - ?úæ
|
HAL_TIM_PWM_MspInit ì î ° ihtim î Å 0 ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_tim.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM   ì- ?¯Ò7 TIM_CCxChannelCmd Â Â Ø iTIMx V = iChannel Y * iChannelState Y Ztmp Y ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_tim.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM h l. >÷HAL_TIM_Base_Stop_IT a h P ihtim î e ^__result a P$ ( ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_tim.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM Z ô. >§ÍHAL_TIM_Base_Start_IT a Z x ihtim î ½ ___result a Ztmpsmcr Y ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_tim.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM X ¬/ >ÉHAL_TIM_Base_DeInit a X Ð ihtim î ñ ^__result a P0 ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_tim.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM Ð @0 >HAL_TIM_Base_Init a Ð ihtim î B ___result a $ ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_tim.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM  v ì0 ? 2 TIM_Base_SetConfig  v ` iTIMx V ½ iStructure b ª Ztmpcr1 Y ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_spi.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM @ n L2 >½HAL_SPI_DeInit a @ n Ð ihspi & ___result a ð ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_spi.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM n & ì2 >¿HAL_SPI_Init a n & , ihspi & j ___result a L ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart_ex.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM Î Ð l4 ?
ú HAL_UARTEx_WakeupCallback Î Ð ihuart Ô ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM ´ p5 ?Ö ®HAL_UART_IRQHandler ´ ° ihuart ® Zisrflags Y d Zcr1its Y % Zcr3its Y ü Zerrorflags Y é Zerrorcode Y Ö ÷ n Zprimask Y à f Znb_remaining_rx_data I ¿ Zprimask Y w ݤ ´ Zprimask Y > û¼ Ø Zprimask Y Ü Zprimask Y Ì ² Znb_rx_data I Ø . Zprimask Y ö6 X Zprimask Y G \ z Zprimask Y Fµ> þ eZ dj â FÙ o ° d¥ è Fý o d¥ ô F> ê eZ dj î FÁ ê o d d¥ ô Få ê o Q d¥ F
> ¤ ë eZ dj F© ¦ ª ë o + d¥ FÍ ´ ¸ ë o d¥ Fí> ¸ ¼ ï eZ dj F ¾ Â ï o ò d¥ ¢ Fµ Ì Ð ï o ß d¥ ° FÕ> Ø Ü õ eZ dj ¼ Fù Þ â õ o ¹ d¥ Â F ê î õ o ¦ d¥ Î F½ > eZ dj þ Fá $ o m d¥ F
|
. 2 o Z d¥ F¥
|
> 2 6 eZ dj FÉ
|
8 < o 4 d¥ Fí
|
F J o ! d¥ ª F > X \ eZ dj ¼ F± ^ b o û d¥ Â FÕ j n o è d¥ Î ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM $Æ 8Æ ð9 ?° UART_DMAAbortOnError $Æ 8Æ Ì ihdma µ Zhuart î | ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM ôÇ È p: ?þ§ UART_EndTransmit_IT ôÇ È ihuart ] úÇ È Xprimask Y R F·> öÇ úÇ ª eZ dj FÚ üÇ È ª o J d¥ Fý
|
È È ª o 7 d¥ ¸ ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM ô L; >¸Ø HAL_UART_Receive_DMA a ô p ihuart % ipData iSize I ÿ ___result a Ë Ò ò Zprimask Y ¸ Fñ> Ö Ú ö eZ dj F F Ü à ö o ¥ d¥ L F· ê î ö o d¥ Z ¼ ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM lÌ Í < >½UART_Start_Receive_DMA a lÌ Í 8 ihuart ipData û iSize I è ___result a Ê ÓÆÌ ÜÌ Xprimask Y Q ñàÌ ðÌ Zprimask Y üÌ Í Yprimask Y Q F¬> ÂÌ ÆÌ µeZ dj V FÏ ÈÌ ÌÌ µo · d¥ \ Fò ØÌ ÜÌ µo ¤ d¥ l F> ÜÌ àÌ ¹eZ dj p F´ âÌ æÌ ¹o ~ d¥ v FØ ðÌ ôÌ ¹o k d¥ Fø> ôÌ øÌ ½eZ dj F øÌ üÌ ½f d¥ F¼ Í
|
Í ½o X d¥ ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM Æ Ç è= ?¥ UART_DMAReceiveCplt Æ Ç , ihdma µ F Zhuart 3 ¨Æ °Æ Zprimask Y Æ¸Æ ÈÆ Zprimask Y ç äÐÆ ðÆ Zprimask Y ® ôÆ Ç Zprimask Y u F¡> Æ Æ ¯ eZ dj FÄ Æ ¤Æ ¯ o d¥ Fç °Æ ´Æ ¯ o ú d¥ , F> ´Æ ¸Æ ° eZ dj 0 F© ºÆ ¾Æ ° o Ô d¥ 6 FÌ ÈÆ ÌÆ ° o Á d¥ D Fë> ÌÆ ÐÆ ´ eZ dj H F ÒÆ ÖÆ ´ o d¥ N F± àÆ äÆ ´ o d¥ \ FÐ> ðÆ ôÆ ¼ eZ dj l Fó ôÆ øÆ ¼ o b d¥ p F Ç Ç ¼ o O d¥ ~ ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM Ç >Ç ? ?â UART_DMARxHalfCplt Ç >Ç d ihdma µ Zhuart ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM h j @ ? HAL_UART_RxHalfCpltCallback h j ¬ ihuart Á ¼ ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM L ô @ >¼ HAL_UART_Transmit_DMA a L ô Ô ihuart ! ipData o! iSize I \! ___result a ! ÓV ò Xprimask Y Q Fó> Ø Ü ½ eZ dj F Þ â ½ o
|
! d¥ F» ì ð ½ o ÷ d¥ ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM >Ç Ç øA ?ñ UART_DMATransmitCplt >Ç Ç ! ihdma µ R" Zhuart 4" ©VÇ fÇ Zprimask Y !" ÇnÇ Ç Zprimask Y è! Fæ> RÇ VÇ üeZ dj F XÇ \Ç üo " d¥ F¬ fÇ jÇ üo û! d¥ ( FË> jÇ nÇ ÿeZ dj , Fî pÇ tÇ ÿo Õ! d¥ 2 F ~Ç Ç ÿo Â! d¥ @ ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM Ç Ç C ? UART_DMATxHalfCplt Ç Ç p" ihdma µ ¥" Zhuart " ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM C ?ë HAL_UART_TxHalfCpltCallback ¸" ihuart Í" ( ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM 8Æ Æ D ?§ UART_DMAError 8Æ Æ à" ihdma µ )# Xhuart TZgstate ¥ # Zrxstate ¥ # | ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM È >È ÄD ?þÈ UART_EndTxTransfer È >È <# ihuart ¡# "È :È Zprimask Y # F·> È "È ËeZ dj FÚ $È (È Ëo {# d¥ Fý 2È 6È Ëo h# d¥ ¸ ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM ø \ E >·É
|
HAL_UART_Receive_IT a ø \ ´# ihuart i$ ipData V$ iSize I C$ ___result a $ Ñ Z Zprimask Y ü# Fð> > B ç
|
eZ dj F F D H ç
|
o é# d¥ L F¶ R V ç
|
o Ö# d¥ Z Ä ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM Í îÍ ÐF >ÅÞUART_Start_Receive_IT a Í îÍ |$ ihuart z% ipData g% iSize I T% ^__result a PÎÓÍ ÐÍ Zprimask Y A% ñ²Í ÐÍ Zprimask Y % ÔÍ êÍ Zprimask Y Ï$ F®> Í Í ìeZ dj d FÑ Í Í ìo .% d¥ j Fô Í Í ìo % d¥ x F> ®Í ²Í ûeZ dj F¸ ´Í ¸Í ûo õ$ d¥ FÜ ÄÍ ÈÍ ûo â$ d¥ ¨ Fü> ÐÍ ÔÍ ÿeZ dj ´ F ÖÍ ÚÍ ÿo ¼$ d¥ º FÄ äÍ èÍ ÿo ©$ d¥ È < ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM @È É H ?» UART_RxISR_16BIT @È É % ihuart Ö& Ztmp & ZuhMask I Ã& Zuhdata I °& Æ~È È Zprimask Y & äÈ ÄÈ Zprimask Y Q& ÈÈ êÈ Zprimask Y & VÈ É Zprimask Y ß% F¿> zÈ ~È eZ dj : Fâ È È o w& d¥ @ F
È È o d& d¥ P F¤> È È ° eZ dj T FÇ È È ° o >& d¥ Z Fê ¨È ¬È ° o +& d¥ h F> ÄÈ ÈÈ Á eZ dj F® ÊÈ ÎÈ Á o & d¥ FÒ ØÈ ÜÈ Á o ò% d¥ Fò> êÈ îÈ Í eZ dj ª F ðÈ ôÈ Í o Ì% d¥ ° Fº þÈ É Í o ¹% d¥ ¾ ( ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM É òÉ lJ ?¨À UART_RxISR_8BIT É òÉ ô& ihuart ( ZuhMask I û' \uhdata I ³ZÉ lÉ Zprimask Y è' ÑtÉ É Zprimask Y ¯' ï¤É ÆÉ Zprimask Y v' 2É ðÉ Zprimask Y =' F¬> VÉ ZÉ Ð eZ dj : FÏ \É `É Ð o Õ' d¥ @ Fò lÉ pÉ Ð o Â' d¥ P F> pÉ tÉ Ó eZ dj T F´ vÉ zÉ Ó o ' d¥ Z F× É É Ó o ' d¥ h F÷> É ¤É ä eZ dj F ¦É ªÉ ä o c' d¥ F¿ ´É ¸É ä o P' d¥ Fß> ÆÉ ÊÉ ð eZ dj ª F ÌÉ ÐÉ ð o *' d¥ ° F§ ÚÉ ÞÉ ð o ' d¥ ¾ ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM Ì Î TL ?Ö HAL_UARTEx_RxEventCallback Ì Î ,( ihuart U( iSize I B( ¸ ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM ÀL >·
|
HAL_UART_Transmit_IT a h( ihuart i) ipData V) iSize I C) ___result a ) Ñ z Xprimask Y QZ Fð> \ ` °
|
eZ dj \ F b f °
|
o ü( d¥ b F¶ p t °
|
o é( d¥ p ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM üÍ ^Î ,N ? UART_TxISR_16BIT üÍ ^Î ¨) ihuart N* \tmp .Î >Î Zprimask Y ;* ½Î ZÎ Xprimask Y Q: FÜ> *Î .Î eZ dj . Fÿ 0Î 4Î o (* d¥ 4 F¢ >Î BÎ o * d¥ B FÁ> BÎ FÎ eZ dj F Fä HÎ LÎ o * d¥ L F VÎ ZÎ o ï) d¥ Z ü ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM ^Î ¼Î `O ?ýê UART_TxISR_8BIT ^Î ¼Î l* ihuart + Î Î Zprimask Y ÿ* ²pÎ ¸Î Xprimask Y Q6 FÑ> Î Î ò eZ dj * Fô Î Î ò o ì* d¥ 0 F Î Î ò o Ù* d¥ > F¶> Î ¤Î õ eZ dj B FÙ ¦Î ªÎ õ o Æ* d¥ H Fü ´Î ¸Î õ o ³* d¥ V ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM j L P >¾HAL_UART_Transmit a j L 0+ ihuart â, ipData ¹, iSize I , iTimeout Y p, ___result a &, Zpdata8bits ÿ+ Zpdata16bits á+ Ztickstart Y , ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM Ð ìQ >àHAL_UART_DeInit a Ð - ihuart ?- ___result a !- ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM À 0 R >£HAL_UART_Init a À 0 h- ihuart ²- ___result a - x ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM øÉ >Ì xS >ø«UART_SetConfig a øÉ >Ì Ð- ihuart "/ ^__result a PÄZtmpreg Y / Zbrrtemp I ò- Zclocksource H Å. Zusartdiv Y . Xret a UZpclk Y O. ü ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM Ä TÅ U ?þUART_AdvFeatureConfig Ä TÅ @/ ihuart m/ ¸ ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM TÅ Æ lV >·ÕUART_CheckIdleState a TÅ Æ / ihuart Ò0 ___result a \0 Ztickstart Y ¾0 ÆnÅ ÎÅ Zprimask Y «0 äÒÅ äÅ Zprimask Y I0 ìÅ Æ Zprimask Y 0 F¡> Å Å æeZ dj 8 FÄ Å Å æo 0 d¥ > Fç Å ¤Å æo
0 d¥ L F> ÎÅ ÒÅ ùeZ dj z Fª ÔÅ ØÅ ùo 60 d¥ FÎ äÅ èÅ ùo #0 d¥ Fî> èÅ ìÅ úeZ dj F îÅ òÅ úo ý/ d¥ F¶ üÅ Æ úo ê/ d¥ ¨ d ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM ¼Î nÏ X >ãUART_WaitOnFlagUntilTimeout a ¼Î nÏ ð0 ihuart B2 iFlag Y $2 iStatus $ 2 iTickstart Y Ï1 iTimeout Y ±1 ___result a }1 ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM Ç ôÇ 0Y ?× UART_EndRxTransfer Ç ôÇ `2 ihuart 93 Ç ¬Ç Zprimask Y &3 ¶´Ç ÌÇ Zprimask Y í2 ÔÒÇ ðÇ Zprimask Y ´2 Fó> Ç Ç ÚeZ dj F Ç Ç Úo 3 d¥ F¹ ¬Ç °Ç Úo 3 d¥ FØ> °Ç ´Ç ÛeZ dj Fû ¶Ç ºÇ Ûo Ú2 d¥ " F ÄÇ ÈÇ Ûo Ç2 d¥ 0 F½> ÎÇ ÒÇ àeZ dj : Fà ÒÇ ÖÇ ào ¡2 d¥ > F àÇ äÇ ào 2 d¥ L ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_lptim.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM ly 6z üZ ?ÿHAL_LPTIM_IRQHandler ly 6z L3 ihlptim n3 ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_lptim.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM y y (\ ? HAL_LPTIM_AutoReloadMatchCallback y y 3 ihlptim ¡3 ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_lptim.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM ¼{ ¾{ \ ?ª HAL_LPTIM_TriggerCallback ¼{ ¾{ ´3 ihlptim É3 ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_lptim.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM `y by ] ?¹ HAL_LPTIM_CompareWriteCallback `y by Ü3 ihlptim ñ3 ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_lptim.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM y y x] ?È HAL_LPTIM_AutoReloadWriteCallback y y 4 ihlptim 4 ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_lptim.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM dy fy è] ?× HAL_LPTIM_DirectionUpCallback dy fy ,4 ihlptim A4 ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_lptim.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM by dy X^ ?æ HAL_LPTIM_DirectionDownCallback by dy T4 ihlptim i4 ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_lptim.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM { { È^ >Ì
|
HAL_LPTIM_ReadCounter Y { { |4 ihlptim 4 ^__result Y P @ ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_lptim.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM { ¶{ <_ >Á HAL_LPTIM_TimeOut_Start_IT a { ¶{ ¤4 ihlptim *5 iPeriod Y 5 iTimeout Y ù4 ___result a Å4 Ð ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_lptim.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM h¡ N¢ ` ?Ð LPTIM_Disable h¡ N¢ H5 ihlptim ê5 Ztmpclksource Y Ì5 XtmpIER Y h*XtmpCFGR Y d.ZtmpCMP Y ¦5 ZtmpARR Y 5 Xprimask_bit Y `F> p¡ t¡ ªeZ dj F« x¡ |¡ «o ¹5 d¥ FÏ F¢ J¢ o 5 d¥ Þ D ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_lptim.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM \¢ ¢ a >ÃLPTIM_WaitForFlag a \¢ ¢ 6 ihlptim Z6 iflag Y <6 ^__result a P0Xresult a TZcount Y )6 ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_lptim.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM fy ly @b >ØHAL_LPTIM_GetState M fy ly x6 ihlptim 6 ^__result M P $ ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_lptim.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM 8z Úz ´b >¤ÜHAL_LPTIM_Init a 8z Úz 6 ihlptim ò6 ___result a Ô6 Ztmpcfgr Y Á6 X ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_cortex.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM ¨ Ö td >Ú½
|
HAL_SYSTICK_Config Y ¨ Ö 7 iTicksNumb Y
7 ___result Y T7 FÙ> ª Ò ¿o[ r7 eg FØ ¼ Ì ¦fÉ fÔ ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_cortex.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM Ø{ ò{ `e ?£HAL_NVIC_DisableIRQ Ø{ ò{ 7 iIRQn £ Á7 Fñ Ø{ ð{ ©o ®7 ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_cortex.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM ø{
|
| $f ?HAL_NVIC_EnableIRQ ø{
|
| Ô7 iIRQn £ ý7 FË ø{ | oå ê7 P ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_cortex.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM | L| àf ?ÐHAL_NVIC_SetPriority | L| 8 iIRQn £ i8 iPreemptPriority Y V8 iSubPriority Y C8 FÏ | J| oÉ %8 fÔ H ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_pwr.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM d| ¾| ´g ?É¡HAL_PWR_EnterSTOPMode d| ¾| |8 iRegulator Y Ý8 iSTOPEntry : Ê8 Ztmpreg Y ·8 Xulpbit Y R
|
Xvrefinbit Y S ð ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_pwr.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM T| `| |h ?ðÆHAL_PWR_EnableBkUpAccess T| `| ð8 ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_dma.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM zs Æs i >²HAL_DMA_Abort_IT a zs Æs 9 ihdma : %9 ^__result a PJXstatus a T ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_dma.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM 2s zs (j >HAL_DMA_Abort a 2s zs 89 ihdma : 9 ___result a |9 \status a ` ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_dma.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM Æs 8t Øj >ßÒHAL_DMA_Start_IT a Æs 8t ¸9 ihdma : [: iSrcAddress Y 2: iDstAddress Y : iDataLength Y ö9 ___result a Ø9 Xstatus a U 4 ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_dma.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM bd d ¤k ?³É DMA_SetConfig bd d : ihdma : ; iSrcAddress Y ï: iDstAddress Y Ü: iDataLength Y É: ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_gpio.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM Àv Òv àl ?çHAL_GPIO_EXTI_IRQHandler Àv Òv ; iGPIO_Pin I A; ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_gpio.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM Zx fx dm ? HAL_GPIO_WritePin Zx fx T; iGPIOx ; iGPIO_Pin I ~; iPinState vO k; 4 ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_gpio.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM Lx Zx ìm >¶ïHAL_GPIO_ReadPin vO Lx Zx ¤; iGPIOx é; iGPIO_Pin I Ö; ___result vO ¸; Ybitstatus vO @ ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_gpio.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM u bv tn ?ÀHAL_GPIO_DeInit u bv ü; iGPIOx < iGPIO_Pin Y n< Zposition Y [< Ziocurrent Y H< Ztmp Y < @ ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_gpio.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM Øv *x xo ?ÀHAL_GPIO_Init Øv *x < iGPIOx = iGPIO_Init ~= Zposition Y k= Ziocurrent Y X= Ztemp Y Á< T ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_flash_ex.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM \t Ðt |q >Ó¦HAL_FLASHEx_Erase a \t Ðt ¤= ipEraseInit Û >> iPageError á > ___result a Ù= Zstatus a ÷= Zaddress Y Æ= ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_flash_ex.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM Ph th Pr ?Ô FLASH_PageErase Ph th \> iPageAddress Y > ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_flash.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM Üt òt Üs >HAL_FLASH_Lock a Üt òt > ^__result a P ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_flash.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM 4u ~u Tt >ØHAL_FLASH_Unlock a 4u ~u °> ___result a Ú> Zprimask_bit Y ? F·> <u @u àeZ dj FÚ Ju Nu ço ? d¥ Fù> ^u bu òeZ dj * F lu pu úo Ç> d¥ 8 L ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_flash.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM øt *u tu >ÌäHAL_FLASH_Program a øt *u 4? iTypeProgram Y Ù? iAddress Y »? iData Y ? ___result a V? Zstatus a t? 4 ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_flash.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM Ti Âi v >³FLASH_WaitForLastOperation a Ti Âi ì? iTimeout Y J@ ___result a @ Ztickstart Y 7@ ü ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_flash.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM Äh Li øv ?ü¹ FLASH_SetErrorCode Äh Li h@ Zflags Y @ Ì ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_flash.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM ppFlash ¢ P. d ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM Ì| N~ |x >ã_HAL_RCCEx_PeriphCLKConfig a Ì| N~ ´@ iPeriphClkInit u£ ZA ___result a A Ztickstart Y 4A Ztemp_reg Y ×@ Zpwrclkchanged $ GA ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM Ðz >
|
|
HAL_RCC_GetPCLK2Freq Y xA ^__result Y P ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM h ~ D{ >
|
|
HAL_RCC_GetPCLK1Freq Y h ~ A ^__result Y P ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM \ b ¸{ >
|
|
HAL_RCC_GetHCLKFreq Y \ b ¸A ^__result Y P X ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM `~ B ,| >ØÙHAL_RCC_ClockConfig a `~ B ÌA iRCC_ClkInitStruct J¤ ÞB iFLatency Y ÀB ___result a B Ztickstart Y B Zstatus a íA Ä ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM < . L~ >ÄÐHAL_RCC_OscConfig a < . üB iRCC_OscInitStruct D¤ aF ___result a mE Ztickstart Y ÎD Zhsi_state Y 9E Zstatus a °D Zsysclk_source Y CF Zpll_config Y F 8 Ytmpreg >¤ d Ã8 , Zpwrclkchanged $ D l ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM ¨ 0 >î»
|
HAL_RCC_GetSysClockFreq Y ¨ 0 F ___result Y þF Ztmpreg Y fG Zpllm Y ÕF Zplld Y ÂF Ypllvco Y \msiclkrange Y Zsysclockfreq Y SG ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_i2c_ex.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM tx x ?¹HAL_I2CEx_EnableFastModePlus tx x G iConfigFastModePlus Y G à ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM 0 < ¨
?â HAL_ResumeTick 0 < ¬G ä ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM ä ð ?ã HAL_SuspendTick ä ð ÀG ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM 8t Xt ?ô HAL_Delay 8t Xt ÔG iDelay Y öG Xtickstart Y U
|
Xwait Y T
|
ø ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM hx nx >÷±HAL_GetTick Y hx nx H ^__result Y P à ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM x x ?ߦ HAL_IncTick x x (H ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM x Äx ð >HAL_Init a x Äx <H ^__result a P"Xstatus a T ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM Èx y x >îHAL_InitTick a Èx y \H iTickPriority Y ¦H ___result a }H ô ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM puwTickFreq 7¦ è puwTickPrio Y ì puwTick ¥ ð ( ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_adc.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM $n ¶n ¤ >§HAL_ADC_ConfigChannel a $n ¶n ÄH ihadc § .I isConfig § I ___result a çH ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_adc.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM xo ~o ¸ >
|
HAL_ADC_GetValue Y xo ~o LI ihadc § aI ^__result Y P T ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_adc.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM Äq r , >Ö÷HAL_ADC_PollForConversion a Äq r tI ihadc § J iTimeout Y äI ___result a »I Ztickstart Y I Ztmp_Flag_EOC Y ¨I $ ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_adc.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM ôr 2s p >¥ÁHAL_ADC_Stop a ôr 2s J ihadc § J ___result a CJ Ztmp_hal_status a aJ $ ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_adc.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM r îr >¦ÿHAL_ADC_Start a r îr ¨J ihadc § K ___result a ËJ Ztmp_hal_status a ôJ ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_adc.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM ] "^ ð >ADC_Enable a ] "^ 0K ihadc § K ___result a eK Ztickstart Y RK ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_adc.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM ð\ ] Ü ?¶ ADC_DelayMicroSecond ð\ ] ¬K imicroSecond Y ÎK YwaitLoopIndex 0§ p ( ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_adc.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM Àn fo h >§ÿHAL_ADC_DeInit a Àn fo ìK ihadc § JL ___result a L Ztmp_hal_status a ,L $ ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_adc.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM \ î\ X >¦ADC_ConversionStop a \ î\ hL ihadc § ºL ___result a L Ztickstart Y §L ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_adc.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM ] ] ( >ÙADC_Disable a ] ] ØL ihadc § 6M ___result a M Ztickstart Y úL ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_adc.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM o Dq >HAL_ADC_Init a o Dq TM ihadc § M ___result a uM Ü ..\decadriver\dw_driver.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM x¹ À¹ L ?Þ Reset_DW1000 x¹ À¹ ¼M YGPIO_InitStruct 7O X È ..\decadriver\dw_driver.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM á ¢á Ð IÈا á ¢á ôM oé§ N bö§ ..\decadriver\deca_params_init.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM pchan_idx ±¨ hï ptx_config À¨ pï ppll2_config Ô¨ Ä prx_config ݨ â pagc_config è¨ ï pdwnsSFDlen î¨ ä psftsh © ï pdtune1 © ï pdigital_bb_config #© ï plde_replicaCoeff ,© Àï è ..\decadriver\deca_device.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM Üç 2è È ?éØdwt_setrxtimeout Üç 2è (N itime I JN Ytemp : h ..\decadriver\deca_device.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM Rç ¦ç T int >©dwt_rxenable ¦ Rç ¦ç hN idelayed ¦ ºN ___result ¦ N Ztemp I §N Ytemp1 : p ..\decadriver\deca_device.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM Hè Öè ð int >ðdwt_starttx ¦ Hè Öè ØN imode : úN ^__result ¦ PXretval ¦ UYtemp : hYcheckTxOK I è ..\decadriver\deca_device.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM ¤ä ìä À ?çÁdwt_forcetrxoff ¤ä ìä O Ytemp : pXmask Y T ô ..\decadriver\deca_device.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM Üè é 8 ?õîdwt_syncrxbufptrs Üè é 8O Ybuff : pôüè é Yhsrb : t ð ..\decadriver\deca_device.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM ¦ç Æç ¨ ?ñÌdwt_setrxaftertxdelay ¦ç Æç XO irxDelayTime Y zO \val Y È ..\decadriver\deca_device.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM |ä ¢ä IÉ7¬ |ä ¢ä O oV¬ ºO da¬ ü ..\decadriver\deca_device.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM Lä pä ?þdwt_configuresleep Lä pä ØO $I mode iwake : úO ò: Ybuf ç p È ..\decadriver\deca_device.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM tä |ä ø ?Êë dwt_entersleep tä |ä P Ä ..\decadriver\deca_device.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM zÖ Ö T Iì zÖ Ö 8P b.¬ x ä ..\decadriver\deca_device.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM 2ç Bç ¼ ?ãdwt_readrxtimestamp 2ç Bç XP itimestamp ª yP ä ..\decadriver\deca_device.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM Bç Rç ?ãÕdwt_readtxtimestamp Bç Rç P itimestamp ª P $ ..\decadriver\deca_device.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM ¨æ Öæ t int >¥µ dwt_readcarrierintegrator ¨æ Öæ ÀP ___result ãP \regval Y Zj ¦ Q : Ybuffer p ..\decadriver\deca_device.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM ç 2ç ?
ïdwt_readrxdata ç 2ç Q ibuffer ª eQ ilength I RQ irxBufferOffset I 4Q $ ..\decadriver\deca_device.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM é ¸é ` int >¥¿dwt_writetxfctrl ¦ é ¸é xQ itxFrameLength I Q itxBufferOffset I Q ^__result ¦ PYreg32 Y 0 ..\decadriver\deca_device.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM |é é Ä int >¯dwt_writetxdata ¦ |é é ÀQ itxFrameLength I 1R itxFrameBytes ª R itxBufferOffset I R ___result ¦ âQ ä ..\decadriver\deca_device.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM 8è Fè @ ?ãódwt_settxantennadelay 8è Fè DR itxDelay I eR ä ..\decadriver\deca_device.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM Èç Öç ?ãàdwt_setrxantennadelay Èç Öç xR irxDelay I R ..\decadriver\deca_device.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM 0â ä ø int >¢°dwt_configure ¦ 0â ä ¬R iconfig ª gS ^__result ¦ PæZnsSfd_result : GS ZuseDWnsSFD : )S Zchan : S Yregval Y Zreg16 I íR YprfIndex ª `Zbw : ÍR ã pã Ytemp : h ¡ã ä Ytemp : h ì ..\decadriver\deca_device.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM Ö ÊÖ l¡ int ?íô_dwt_configlde Ö ÊÖ S iprfIndex ¦ ²S Yx : p x ..\decadriver\deca_device.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM ôä Bæ è¡ int >ødwt_initialise ¦ ôä Bæ ÐS iconfig I T ^__result ¦ PÌYplllockdetect : `Zotp_addr I ðS Yldo_tune Y Êå ðå Yldok : d áðå æ \rega I ÷æ @æ \reg Y ..\decadriver\deca_device.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM Ä× Ø $£ >õ
|
|
_dwt_otpread Y Ä× Ø ,T iaddress Y MT ^__result Y PBü: Ybuf ñ xYret_data Y ì ..\decadriver\deca_device.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM ¼é ìé £ ?ëÄdwt_xtaltrim ¼é ìé `T ivalue : T Ywrite_buf : p è ..\decadriver\deca_device.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM × Ä× ¤ ?ê_dwt_loaducodefromrom × Ä× T Û: Ywr_buf Ð x ì ..\decadriver\deca_device.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM Tæ zæ t¤ IìT« Tæ zæ ÀT oy« õT o« âT b« P$b¥« Tb½« pbÈ« ø ..\decadriver\deca_device.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM ÜÖ × à¤ int ?ùü_dwt_enableclocks ÜÖ × U iclocks ¦ *U í: Yreg â p ô ..\decadriver\deca_device.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM &é Dé ¼¥ IöÔª &é Dé HU oøª ¹U o« ¦U o« U b!« P c/« jU b5« bH« p ì ..\decadriver\deca_device.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM é &é 0¦ IíZª é &é ÌU o~ª V oª V oª ïU b§ª Pbµª bȪ x T ..\decadriver\deca_device.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM Dé |é ¦ int >Óådwt_writetodevice ¦ Dé |é (V irecordNumber I V iindex I nV ilength Y [V ibuffer ª HV ^__result ¦ P6»: Yheader 0pYcnt ¦ À ..\decadriver\deca_device.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM Üæ èæ ,§ IÂ-ª Üæ èæ V bIª P
|
T ..\decadriver\deca_device.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM æ ¨æ § int >Õó
|
dwt_read32bitoffsetreg Y æ ¨æ ´V iregFileID ¦ W iregOffset ¦ W ^__result Y P&Zregval Y èV Zj ¦ ÕV º: Ybuffer /pYresult ¦ T ..\decadriver\deca_device.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM èæ ç ¨ int >Ô°dwt_readfromdevice ¦ èæ ç ,W irecordNumber I
W iindex I rW ilength Y _W ibuffer ª LW ^__result ¦ P6¼: Yheader 1pYcnt ¦ ..\decadriver\deca_device.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM pUID_ERROR : Ydw1000local ë© . pmodule_power : ¸ ppower_temp Y ¼ ppower_input Y À Ì ..\ExternalDevices\WS2812.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM |º º © ?ÌSet4LEDColor_Off |º º W ..\ExternalDevices\WS2812.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM Dº |º \© ?aSet4LEDColor Dº |º ¸W ifirstled Y 2X isecondled Y X ithirdled Y öW ifourthled Y ØW ¸ ..\ExternalDevices\WS2812.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM ¨´ º´ Ø© Iº÷® ¨´ º´ PX Ô ..\ExternalDevices\WS2812.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM À´ þ´ 8ª ?ÓLRGB_Set À´ þ´ pX iG8R8B8 Y X Ä ..\ExternalDevices\WS2812.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM P¶ ´¶ ઠ?ÆtRGB_Set_RED P¶ ´¶ °X È ..\ExternalDevices\WS2812.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM µ ìµ « ?ÉRGB_Set_GREEN µ ìµ ÐX È ..\ExternalDevices\WS2812.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM µ hµ X¬ ?ȶRGB_Set_BLUE µ hµ ðX È ..\ExternalDevices\WS2812.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM è¶ L· ?É×RGB_Set_WHITE è¶ L· Y È ..\ExternalDevices\WS2812.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM ìµ P¶ È ?ÊøRGB_Set_LEDOFF ìµ P¶ 0Y ¸ ..\ExternalDevices\WS2812.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM hµ µ ® Iºá® hµ µ PY Ä ..\ExternalDevices\WS2812.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM ´¶ â¶ è® ?Å RGB_Set_Up ´¶ ⶠdY Ì ..\ExternalDevices\WS2812.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM î î T¯ I˺® î î xY oË® Y bØ® Q 0 ..\ExternalDevices\lis3dh_driver.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM ° >°
|
LIS3DH_SetMode Ga Y imd ìb ÞY ___result Ga ÀY YODR_old_value : ¡ Yvalue : pYvalue2 : t Ô ..\ExternalDevices\lis3dh_driver.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM °_ â_ X± ?ÕÄAccelerometer_Init °_ â_ üY Ì ..\ExternalDevices\lis3dh_driver.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM ì ì ô± ?ÎÜmir3da_init ì ì Z ü ..\ExternalDevices\lis3dh_driver.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM Ìì úì ² int ?ûümir3da_set_active_interrupt_enable Ìì úì <Z ienable ]Z È ..\ExternalDevices\lis3dh_driver.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM üì í ³ Iʲ üì í pZ o!² Z ô ..\ExternalDevices\lis3dh_driver.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM í Pí ³ int ?õmir3da_set_step_counter_open í Pí ¤Z ienable ÅZ Ô ..\ExternalDevices\lis3dh_driver.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM d ¸ ´ ?ÓLIS3DH_Data_Init d ¸ ØZ Ü ..\ExternalDevices\lis3dh_driver.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM N¡ X¡ ¬´ IÛ¼± N¡ X¡ øZ oÚ± -[ oê± [ bõ± P ..\ExternalDevices\lis3dh_driver.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM ¡ N¡ µ ?ðLIS3DH_WriteOneByte ¡ N¡ @[ iWriteAddr I ~[ iDataToWrite : `[ Ð ..\ExternalDevices\lis3dh_driver.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM À Ò µ IÒ± À Ò [ o£± ½[ b«± P Ü ..\ExternalDevices\lis3dh_driver.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM ¡ ¡ øµ IÛA± ¡ ¡ Ð[ o^± \ oh± ó[ bq± P ..\ExternalDevices\lis3dh_driver.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM Ò ¡ \¶ >Þ LIS3DH_ReadOneByte : Ò ¡ $\ iReadAddr I F\ ^__result : P8Xtemp : T2 | ..\ExternalDevices\lis3dh_driver.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM ¤ì Äì ä¶ int unsigned char >ümir3da_register_mask_write &° ¤ì Äì d\ iReadAddr ° Â\ imask ° ¤\ idata ° \ ^__result &° P \res \tmp_data ´ Fû¨° ®ì ²ì nÉ° fÖ° fá° eé° Ü ..\ExternalDevices\lis3dh_driver.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM Äì Ìì \· IÛø° Äì Ìì à\ o± ] o'± ] b2± P ..\ExternalDevices\lis3dh_driver.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM êë ì ¼· ?±mir3da_WriteOneByte êë ì (] iWriteAddr I f] iDataToWrite : H] ..\ExternalDevices\lis3dh_driver.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM °ë êë @¸ > mir3da_ReadOneByte : °ë êë ] iReadAddr I ¦] ^__result : P8Xtemp : T2 Ì ..\ExternalDevices\lis3dh_driver.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM À ȸ ?ÍàIIC2_Start À Ä] è ..\ExternalDevices\lis3dh_driver.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM 0 <¹ ?ê®IIC2_Send_Byte 0 ä] itxd : ^ Xt : T ü ..\ExternalDevices\lis3dh_driver.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM V ๠>ýý IIC2_Wait_Ack : V $^ ___result : D^ ZucErrTime : b^ ..\ExternalDevices\lis3dh_driver.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM Ô , º unsigned char > Ç IIC2_Read_Byte : Ô , ^ iack Æ^ ___result : ^ Zi ³^ Xreceive T Ì ..\ExternalDevices\lis3dh_driver.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM Î 0» ?ÌIIC2_NAck Î ä^ Ì ..\ExternalDevices\lis3dh_driver.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM T ¨» ?ËIIC2_Ack T _ Ì ..\ExternalDevices\lis3dh_driver.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM Ä þ ¼ ?ÌìIIC2_Stop Ä þ $_ è ..\ExternalDevices\lis3dh_driver.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM ¢á .â ¼ ?ç¥delay_us ¢á .â D_ inTimer Y Y_ Xi Y Q x ..\ExternalDevices\lis3dh_driver.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM float pi2c_addr ° plisid : ¢ Ylisidtemp : £ poffset_x ?° ¤ poffset_y ?° ¦ poffset_z ?° ¨ pf_step 2° ª pbu Y ¬ plis2dhdata Àa ° pacc_g ¡ h ..\HAL\Flash.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM Èi j °¾ >çg
|
FLASH_Write Y Èi j l_ iAddress Y !` ipData ó² ` iLen Y ð_ ___result Y _ ZWriteCount Y Ý_ Ytemp Y ZFlashDestination Y Ê_ ZFlashSource Y ¬_ YFLASHStatus a ü ..\HAL\Flash.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM °h Âh 4¿ ?þVFLASH_Read °h Âh 4` iAddress Y }` iReadbuff ç² j` iLen Y W` XReadCount Y S ..\HAL\Flash.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM |h °h ¿ > '
|
FLASH_Prepare Y |h °h ` iAddress Y a iLen Y ç` ___result Y É` YPageError Y lYEraseInitStruct P ` ..\HAL\Flash.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM Ĺ ȹ À unsigned short unsigned int >STMFLASH_ReadHalfWord Ĺ ȹ a ifaddr « -a ^__result P ´ ..\HAL\UART.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM èÐ Ñ X Iµ-µ èÐ Ñ @a oFµ aa T ..\HAL\UART.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM @Ò Ó ¬Â >Ô÷ Uart_Send
@Ò Ó ta i_eUartID |k Nb i_pu8Data #b i_u32Len < b ___result
»a Zi32Result
Ùa ·jÒ ¸Ò \pstMember 'µ ÓvÒ Ó \pstMember 'µ 8 ..\HAL\UART.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM Ï Ð ¬Ã >º¸ Uart_GetChar
Ï Ð lb i_eUartID |k éb i_pu8Char µb ^__result
PtZi32Result
b ¹ªÏ Ð Ypu8CurPos Yu32CurCnt < ..\HAL\UART.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM èÑ :Ò PÄ ? Uart_RxOverFromISR èÑ :Ò üb i_pUart 4 ;c ZeUartID |k c Ò 0Ò Yu8RecvByte p ..\HAL\UART.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM Ó Ó ðÄ ?Ú Uart_TxOverFromISR Ó Ó dc i_pUart 4 ¢c ZeUartID |k c þ6Ó Ó \pstMember 'µ :Ó Ó \pstMember 'µ ä ..\HAL\UART.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM ¤Ñ âÑ Å ?ä¹ Uart_RxErrorFromISR ¤Ñ âÑ Àc i_pUart 4 ÿc ZeUartID |k ác ä ..\HAL\UART.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM Ñ rÑ 0Æ >äï Uart_ReInit
Ñ rÑ (d i_eUartID |k Hd ^__result
Pl ô ..\HAL\UART.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM Ð ªÐ ÔÆ >ö© Uart_Init
Ð ªÐ |d i_eUartID |k ñd i_pstInit !µ ½d ___result
d ø ..\HAL\UART.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM xÑ Ñ Ç >ø Uart_Register
xÑ Ñ 0e i_eUartID |k e i_pUart 4 oe ___result
Qe ì ..\HAL\UART.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM °Ð äÐ È ?íPUart_RXDMAEnable °Ð äÐ e i_eUartID |k Áe ì²Ð âÐ Yu16Data µ p ¤ ..\HAL\UART.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM Yl_astUartInfo µ ¸, 0 ..\HAL\SPI.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM î Fî äÈ int >°Sreadfromspi î Fî Ôe iheaderLength I 9f iheaderBuffer òµ f ireadlength Y f ireadBuffer òµ õe ^__result PD\i 0 ..\HAL\SPI.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM î Øî É int >¯ writetospi î Øî Lf iheaderLength I ½f iheaderBuffer òµ f ibodylength Y f ibodyBuffer òµ nf ^__result PB\i ä ..\HAL\SPI.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM ôÀ Á 4Ê ?åSpi_ChangePrescaler ôÀ Á Ðf iscaling_factor I åf \tmpreg I ´ ..\HAL\Reboot.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM t· · @Ë I³¶ t· · øf f¯¶ Ì ..\HAL\Reboot.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM L· l· Ë ?Ë? Reboot L· l· g i_u32DelayMs < -g ¬ ..\HAL\Reboot.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM Yl_u32RebootTimerID < ´ ..\HAL\BSP.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM ø_ h` HÍ I³· ø_ h` @g b»· Pn Ì ..\HAL\BSP.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM ì_ ö_ ÌÍ >ÍÈ BSP_Init ñ' ì_ ö_ `g ^__result ñ' P Ô ..\HAL\BSP.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM ` h Î ?ÔHAL_UART_RxCpltCallback ` h g ihuart · ¡g Ô ..\HAL\BSP.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM dÎ ?ÔHAL_UART_TxCpltCallback ´g ihuart · Õg Ð ..\HAL\BSP.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM °Î ?ÒxHAL_UART_ErrorCallback èg ihuart · h ¬ ..\FML\lora.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM 8Ö JÖ ìÐ I¬À 8Ö JÖ h ô ..\FML\lora.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM £ `£ \Ñ >ó× Lora_Init ñ' £ `£ 0h ^__result ñ' PDYstInit Æ `FòÍÁ T£ Z£ ê ø ..\FML\lora.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM ¥ ¾¥ ÜÑ >ù¿ Lora_SendData ñ' ¥ ¾¥ hh i_pu8Data ò( Æh i_u32Len ¨' ¨h ___result ñ' h Ð ..\FML\lora.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM l£ |£ \Ò >Ò Lora_IsIdle k( l£ |£ äh ___result k( úh ..\FML\lora.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM £ £ ¸Ò uvoid " > Lora_PinRegister ñ' £ £ i i_ePin Ç qi i_pGPIO ^i i_u16Pin ' Ki ___result ñ' -i ¬ ..\FML\lora.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM ¥ *¥ Ó I¬ÍÁ ¥ *¥ i ¬ ..\FML\lora.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM ¥ ¥ lÓ I¬·Á ¥ ¥ ¤i ü ..\FML\lora.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM £ ^¤ ¸Ó ?ûLora_Poll £ ^¤ Äi Yu8Byte ' `Ylora_recv_devid I dYlora_recv_gpstime I d ..\FML\lora.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM t¤ ð¤ Ô >Lora_RecvByte ñ' t¤ ð¤ äi i_pu8Byte ' -j ^__result ñ' PzFÁ °¤ ì¤ «oÁ j o¨Á j Ð ..\FML\lora.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM ¨¢ ²¢ LÕ uvoid " ?Ðp Lora_CmdTimeout ¨¢ ²¢ @j $ _pArg È ..\FML\lora.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM ´¢ £ Õ ?ÈÒ Lora_Fsm ´¢ £ `j i_eEvent °Ã j ¬ ..\FML\lora.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM Ø¥ è¥ TÖ I¬mÁ Ø¥ è¥ j ..\FML\lora.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM ,¥ x¥ Ö >ºLora_SendCmd ñ' ,¥ x¥ ´j h_pcCmd TÁ pV^__result ñ' PB\ap 0 Yi32Ret ñ' ( ? YacCmdBuf ù ¤ ¬ ..\FML\lora.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM Ä¥ Ô¥ × I¬XÁ Ä¥ Ô¥ k Ð ..\FML\lora.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM plora_rxbuf Ãà & Yl_astLoraPin îà ' Yl_au8LoraUartRxBuf ùà ¸' Yl_au8LoraUartTxBuf Ä ¸+ Yl_au8LoraRecvBuff Ä 8, plora_rxbufnum : ` Yl_eRecvState  a Yl_eLoraCmd ?à b Yl_u32LoraTimerID ¨' d Yl_u32LoraRecvLen ¨' h Yl_apcLoraCmd !Ä l plora_recv_num : Ô ..\FML\Power.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM 4± b² Ù ?ÓPower_Sleep 4± b² @k YGPIO_InitStruct 7O X À ..\FML\Power.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM ô° ± @Ú ?¿q Power_GPS_LoraOff ô° ± xk ¼ ..\FML\Power.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM ± ± Ú ?¾a Power_GPS_LoraOn ± ± k ð ..\FML\Power.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM $± 0± àÚ ?ò6 Power_PinRegister $± 0± ¸k i_ePin eÈ õk i_pGPIO ( âk i_u16Pin ' Ïk ¨ ..\FML\Power.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM Yl_astPowerPin rÉ & Ä ..\FML\GPS.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM 4j tj Ý ?Åì GPS_Init 4j tj l YstInit OÌ ` Ð ..\FML\GPS.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM j j øÝ >ÐÚ GPS_IsIdle ÿ j j @l ___result ÿ Vl Ü ..\FML\GPS.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM m
|
m PÞ ?ÜÍ GPS_SetEventCallback m
|
m tl i_fnEventCallback %Ï l È ..\FML\GPS.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM Tl tl Þ ?ɺ GPS_Poll Tl tl l Yu8RecvChar x ô ..\FML\GPS.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM Dl Pl øÞ ?ö¬ GPS_PinRegister Dl Pl ¼l i_ePin ñÍ ùl i_pstGPIOx ïÏ æl i_u16GPIOPin ) Ól ¸ ..\FML\GPS.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM tl |l Hß ?¹ GPS_PowerOff tl |l m ¸ ..\FML\GPS.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM l l ß ?¸ GPS_PowerOn l l m Ì ..\FML\GPS.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM l øl Øß ?ηGPS_RecvFsm l øl 4m i_u8RecvChar Vm ..\FML\GPS.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM j ´k à > iGPS_ParseGGA
j ´k tm i_pcData éÏ jn i_u32Len < Ln ___result
Ïm Ygpsledstate sr Y YstGPS ÅÎ @YstPosState 8 ¸Zlora_u32Len < ¼m FõÏ ¨j òj poÐ 9n o Ð &n e*Ð b:Ð ¤bGÐ ¬cZÐ n cmÐ n cÐ ím ¤ ..\FML\GPS.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM Yl_bIsPowerOn ÿ X pGPS_final_changdu : Z Yl_fnGPSEventCallback %Ï \ pGPS_final_data Ñ x Yl_au8GPSUartRxBuf ¢Ñ ø Yl_au8GPSUartTxBuf ®Ñ ø Yl_astGPSPin ºÑ ø$ Yl_stGPSRecv FÑ % p_pcData_final ßÏ % puwb_status_reg Y ..\FML\Battery.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM Da \a Lã >¸ Battery_PinRegister ñ' Da \a n i_ePin §Ò án i_pstGPIOx ( În i_u16GPIOPin ' »n ___result ñ' n ..\FML\Battery.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM ¨` è` ¸ã float > Battery_GetPercentage ¨' ¨` è` ôn ^__result ¨' P>ZfVoltage o Zu32Percentage ¨' *o À ..\FML\Battery.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM ü` a $ä I¿ÀÓ ü` a Ho bßÓ P bíÓ T ..\FML\Battery.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM a ®a ä float >uBattery_VoltageConvert a ®a ho i_u32ADC ¨' o ^__result P \fVoltage è ..\FML\Battery.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM |` ¤` Ôä >éW Battery_GetADC ¨' |` ¤` o ^__result ¨' P&Xadc_value ¨' T ° ..\FML\Battery.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM a ,a 8å I¯}Ó a ,a ¼o ° ..\FML\Battery.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM 0a @a å I¯`Ó 0a @a Üo ¬ ..\FML\Battery.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM Yl_astBatteryPin ûÓ h Ä ..\FML\DBG.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM ¨c ìc Øç ?Åò DBG_Init ¨c ìc üo YstInit OÌ ` ..\FML\DBG.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM À Ú Tè >Ñ HIDO_DebugString
À Ú 4p i_pu8String ×Ô
p i_u32StringLen < rp ___result
Tp ..\FML\DBG.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM ¼ ´è > HIDO_Debug
¼ p h_pcFmt ×Ô pV___result
q \ap 0 õ© ÿ YacOutputBuf é è{ ô ..\FML\DBG.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM @d Nd 4é >ôrDBG_SerialPutChar
@d Nd q h_u8Char x^__result
P Ys32Ret
..\FML\DBG.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM Nd bd é char " >_DBG_SerialPutString
Nd bd @q i_pcString £ bq ^__result
PYs32Ret
..\FML\DBG.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM d @d Ðé >IDBG_SerialPrintf
d @d q h_pcFmt ×Ô pV^__result
P&\ap 0 ù© ÿ YacOutputBuf í è{ è ..\FML\DBG.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM d d (ê >è;DBG_SerialGetChar
d d àq i_pu8Char r ^__result
P
|
Ü ..\FML\DBG.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM Yl_stSerialInput ãØ È Yl_au8DBGUartRxBuf ÅÔ h Yl_u8DBGFlag T Ì ..\FML\Beep.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM øa 8b ¼ë >ÍY Beep_On ñ' øa 8b r ___result ñ' 5r Ì ..\FML\Beep.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM ¼a òa ì >ÎG Beep_Off ñ' ¼a òa Hr ___result ñ' ir ..\FML\Beep.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM <b Db ì >ÿ6 Beep_TimerRegister ñ' <b Db |r i_pTimer ( ¥r i_u32Channel ¨' r ^__result ñ' P Ä ..\FML\Beep.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM Yl_pstBeepTimer Ù L Yl_u32TimerChannel ¨' P À ..\APL\dw_sync.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM Õ JÕ Ìì ?ÂSWaitUntilPollStart Õ JÕ ¸r Ð ..\APL\dw_sync.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM ̯ r° Dí ?Ñ=NextSlotDelayMs ̯ r° Ør idelayms ùr è ..\APL\dw_sync.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM äº » Øí ?ç*SetLPTimer äº » s ianchor_time Yr As inearbase_num sr .s Ô ..\APL\dw_sync.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM Ü® ¯ Xî ?ÓNextPollDelay Ü® ¯ Ts ianchor_time Yr ws ( ..\APL\dw_sync.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM ppd_i sr ( ptarget_offsettime * ppoll_offsettime , pwaketopolltimeus fr . pclockoffset 0 plpcount fr 2 ppoll_startcount fr 4 plast_lpcount fr 6 Ycurrent_count fr 8 ptemptime Yr < pdelaytime Yr @ pexpect_anctime Yr D perror_time H ptarget_time Yr pdelaycount fr plast_anchor_time Yr ´ ..\APL\ss_dw_tag_core.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM Ö .Ö |ð I¶À Ö .Ö s Ä ..\APL\ss_dw_tag_core.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM Á LÁ ìð ?ÆýSwitchTagState Á LÁ ´s ..\APL\ss_dw_tag_core.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM · F¹ ñ ?«Registor_Poll · F¹ Ôs Yregpoll_count sr ª ¸ B¹ Yrec_nearbaseid fr h x ..\APL\ss_dw_tag_core.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM <© ¾® øò ?÷NearPoll <© ¾® t Zmindist_slavebaseid Y t Zi sr Et Ytimeout sr \get_newdist sr Ǫ º® Yrec_nearbaseid fr @Yrec_nearbasepos fr P Fö0Ü Î¬ æ¬ ¶oJÜ t oWÜ vt c`Ü ct H ..\APL\ss_dw_tag_core.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM °d Lg ÷ ?ÇDiscPoll2 °d Lg øt Zmindist_slavebaseid Y Tu Zmindist Y 6u Zi sr u Ytimeout sr Æf Lg Yrec_nearbaseid fr hYrec_nearbasepos fr ä ..\APL\ss_dw_tag_core.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM Hb Zc ù int ?ãìCalculateDists Hb Zc u âHb Zc Zi ¢ Îu ..\APL\ss_dw_tag_core.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM º Úº Üù ?àSetANCTimestap º Úº ìu ii : vv ipollrx *Ü cv iresptx *Ü Dv iresprx Y &v hdistoffset *Ü è ..\APL\ss_dw_tag_core.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM m
|
n Pú ?çÿGetNearMsg m
|
n v Yframe_len Yr Znearmsg_i sr µv Ð ..\APL\ss_dw_tag_core.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM j j Pû IÐgÜ j j Èv o
Ü þv bÜ P c¢Ü ëv È ..\APL\ss_dw_tag_core.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM g èg Ìû ?ÇDw1000_App_Init g èg w ..\APL\ss_dw_tag_core.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM þé $ê Pü int > |get_rx_timestamp_u64 i þé $ê 0w ^__result i PQ$ù: Yts_tab î hYts i Zi ¢ Qw ..\APL\ss_dw_tag_core.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM $ê Jê Èü int > nget_tx_timestamp_u64 i $ê Jê dw ^__result i PQ$ù: Yts_tab î hYts i Zi ¢
w H ..\APL\ss_dw_tag_core.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM float double ptag_state «Ü ptag_succ_times sr ¡ precbase_num sr ¢ pmainbase_lost_count sr £ pnearbase_num sr ¤ pstationary_flag sr ¥ pchangemainbase_count : ¦ ppack_length : § ppack_index : ¨ ppack_msgtype : © pyouxiao_ceju : « ptrygetnearmsg_times : ¬ ptry_reg_times : pflag_finalsend sr ® pflag_getresponse sr ¯ pflag_rxon sr ° pnext_nearbase_num sr ± ppara_update sr ² ppara_len sr ³ pmotor_state sr ´ prec_remotepara_state sr µ pgotosleep_flag : ¶ poutrange_times sr · pmotor_flag : ¸ pget_newdist : ¹ pchecksum fr º ptmp_time fr ¼ ptagslotpos fr ¾ pmainbase_id fr À pcurrent_count I  pstart_count I Ä pend_count I Æ prec_maxrangelen fr È Yframe_seq_nb Y Ì Ystatus_reg Y Ð ptemp_dist Ô pmainbase_dist Ø pbase_mindist Ü pancsync_time à prec_tagpos_binary Yr ä pframe_len Y è psalvebase_mindist ì ptest2 ð pclockOffsetRatio ô Ypoll_tx_ts i ø Yresp_rx_ts i pdistance prtd_init prtd_resp ptof Ytx_poll_msg Ý 0 Ytx_sync_msg Ý D Ytx_final_msg "Ý R Ytx_resp_msg -Ý ptx_near_msg 8Ý ¤ Yrx_buffer DÝ X pusart_send eÚ ¼ pnearbaseid_list0 Ú ä pnearbaseid_list ¸Ú ü pnearbaseid_list2 ÃÚ pnearbase_switchdistlist ÎÚ , pnearbase_distlist ÙÚ \ pexsistbase_list úÚ prec_remotepara Û prec_anc_signalpower wÛ è panc_pollrx Û panc_resptx £Û , ptag_resprx ®Û X panc_clockoffset ¹Û panc_distoffset ÄÛ ° ptag_id Y ptag_id_recv Y panc_id_recv Y prandom_delay_tim : pg_UWB_com_interval Y panclist_num fr panclost_times sr pget_newbase sr poffset psinglepoll_baseid $Û pnearmsg_mainbase sr panchor_dist_last_frm OÝ phis_dist ZÝ pdist_no_bias pdist_cm pdis_after_filter pp_Dis_Filter TÚ ptag_time_recv ZÚ pbattary sr pbutton sr pg_Resttimer I presult : phex_dist ptag_delaytime ÿ panclist_pos fr pancid_list Ú ptrue_nearbase_idlist ¢Ú ptrue_nearbase_distlist äÚ ptrue_exsistbase_list ïÚ pnextpoll_delaytime poffsettimeus preport_num sr plastsync_timer I plast_nearbase_num sr plast_slotnum sr ptemptimer psinglepoll_basedist /Û psinglepoll_i : prec_tagpos_emptylist Û pmainbase_type sr ptesttimer Û ptesttimer2 Y pnotenoughdist_count : Ô ..\APL\serial_at_cmd_app.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM d ®d þ ?Ó-DebugPoll d ®d w Yu8Char x Ä ..\APL\serial_at_cmd_app.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM Ó Ô þ int ?Å7UsartParseDataHandler Ó Ô ¸w idata : îw Yusart_receive_state ûÞ Ypack_datalen : Ypack_length : Ypack_index : Ypack_msgtype : Ypack_cmd : Yindex : \checksum I ±Ó Ô Zi ¥ Ûw FÄÀ Ô .Ô U 8 ..\APL\serial_at_cmd_app.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM ̹ <º 0 int ?¹SendComMap ̹ <º x idata_length : Rx iindex : ?x û: c Ysend_frame ð Ì Ychecksum I h¸Ì¹ :º Zi ¥ ,x ¸ ..\APL\serial_at_cmd_app.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM pmUsartReceivePack ß h ¸ ..\APL\dw_app.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM øà DÄ l ?·Tag_App øà DÄ px ..\APL\dw_app.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM ø ?_QiyaJizhan_Send x Yframe_seq_nb I \nearbase_num : Ymainbase_id I pYchecksum I p Ô ..\APL\dw_app.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM c ¦c IÖûß c ¦c °x oà åx o à Òx b)à Pd9à bCà R
|
¸ ..\APL\dw_app.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM ôg h ô ?º1Dw1000_Init ôg h øx à ..\APL\dw_app.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM pintheight perror_times Yr pid Yr pconfig ;á Ä ..\APL\global_param.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM í îí ü ?Ã3parameter_init í îí y ô ..\APL\global_param.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM Pî î >ô$
|
save_com_map_to_flash Y Pî î 8y ___result Y vy Zresult Y Xy Ü ..\APL\global_param.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM Pí í >Ýparameter_check sr Pí í y ___result sr ªy ¬ ..\APL\global_param.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM pg_com_map hå h Ð ..\APL\Shell.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM ¼½ ʽ ¸ >Ñ© Shell_Init
¼½ ʽ Èy ^__result
P ð ..\APL\Shell.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM ½ |½ >ï Shell_Info
½ |½ èy $
_i32Argc $6æ _ppcArgv ^__result
P^ ð ..\APL\Shell.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM » ¾» d >òShell_BeepOff
» ¾» z $
_i32Argc $6æ _ppcArgv ^__result
P, ð ..\APL\Shell.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM àÀ êÀ ¼ >ðShell_Sleep
àÀ êÀ (z $
_i32Argc $6æ _ppcArgv ^__result
P ð ..\APL\Shell.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM È» ö»
|
>ñShell_BeepOn
È» ö» Hz $
_i32Argc $6æ _ppcArgv ^__result
P, ð ..\APL\Shell.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM ¬¼ Ú¼ d
|
>ñþShell_GpsOff
¬¼ Ú¼ hz $
_i32Argc $6æ _ppcArgv ^__result
P, ð ..\APL\Shell.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM ä¼ ½ ¼
|
>ðõShell_GpsOn
ä¼ ½ z $
_i32Argc $6æ _ppcArgv ^__result
P, ø ..\APL\Shell.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM ؾ &¿ >úçShell_SetContrast
ؾ &¿ ¨z i_i32Argc
Éz $6æ _ppcArgv ^__result
PL ô ..\APL\Shell.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM <¾ ¾ >öÒShell_SetADC
<¾ ¾ Üz i_i32Argc
{ $6æ _ppcArgv ___result
ÿz ..\APL\Shell.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM 8¿ ¼¿ >¸Shell_SetDevID
8¿ ¼¿ 0{ i_i32Argc
{ i_ppcArgv 6æ { ___result
Q{ Zu32DevID < o{ ø ..\APL\Shell.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM `À ´À >÷ªShell_SetWIFI
`À ´À ¨{ i_i32Argc
é{ $6æ _ppcArgv ___result
Ë{ ô ..\APL\Shell.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM à¿ 4À >õShell_SetIP
à¿ 4À ü{ i_i32Argc
=| $6æ _ppcArgv ___result
| ü ..\APL\Shell.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM ¼ B¼ >üShell_DebugOff
¼ B¼ P| i_i32Argc
¡| i_ppcArgv 6æ | ___result
p| ø ..\APL\Shell.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM X¼ ¼ >úhShell_DebugOn
X¼ ¼ ´| i_i32Argc
} i_ppcArgv 6æ ò| ___result
Ô| ð ..\APL\Shell.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM н Ô½ >ðcShell_RTCGet
н Խ } $
_i32Argc $6æ _ppcArgv ^__result
P ô ..\APL\Shell.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM Ô½ ¾ È >õXShell_RTCSet
Ô½ ¾ ,} i_i32Argc
m} $6æ _ppcArgv ___result
O} ð ..\APL\Shell.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM 0¾ <¾ 0 >ðQShell_Reboot
0¾ <¾ } $
_i32Argc $6æ _ppcArgv ^__result
P
|
ì ..\APL\Shell.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM êÀ ôÀ >îJShell_Test
êÀ ôÀ } $
_i32Argc $6æ _ppcArgv ^__result
P ¬ ..\APL\Shell.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM Yl_astShellCmdList 'æ àî ..\APL\APL.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM x^ t_ d > ³ APL_Poll
x^ t_ À} ___result
á} Fæ;è °^ Ê^ Â eXè Fiè ö^ ø^ ÔJeè bè ~ F è R_ t_ e*è Ì ..\APL\APL.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM (^ b^ >Í APL_Init
(^ b^ ô} ^__result
P8 Ä ..\APL\APL.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM Lê ¶ê ?ÃÚlora_sendfinalbag_Poll Lê ¶ê ~ Ô ..\APL\APL.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM v ºv ¤ ?ÖÁHAL_GPIO_EXTI_Callback v ºv 4~ iGPIO_Pin I U~ ä ..\APL\APL.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM (j 0j 8 ?æ GPSEventCallback (j 0j h~ $ë _eType $è _pcData $< _u32Len ¼ ..\APL\APL.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM ° î° ?»gPowerDownDetect ° î° |~ Ø ..\APL\APL.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM float pbat_percent : 8 pl_bIsVibration ÿ 9 plora_sendfinalbag_flag : : plora_sendfinal_rx_bag_flag : ; pfangchai_flag : < pl_eGPSState §è = plora_sendfinalbag_num : > puwbqiehuangps_flag : ? pGPSDateTime Y @ plora_sendfinalbag_time Y D pl_stDISPIN ¯q H pl_stTypeCPIN ¯q P pmotor_ontime puserkey_state : X pl_u32GPSTick < plora_sendfinal_rx_time Y \ pdev_id Y ` pheartbeat_timer I ppoll_timer I psync_timer I d paRxBuffer Ðè pgroup_id : f pg_start_send_flag : ptyncpoll_time I h plpsettime I pslottime I j pmax_slotpos I l plastpoll_count I pinterval_count I pslot_startcount I n ptag_frequency I p plastpoll_time I r pcurrent_time I pmotor_keeptime t pimu_enable : x pmotor_enable : y pcurrent_slotnum vv z pslotpos_intoatl vv | pbigslot_num I ~ pstGPSDateTime ëì è ../Core/Src/stm32l0xx_hal_msp.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM Ð ä L ?êÞHAL_TIM_Base_MspDeInit Ð ä ~ ihtim_base Èí ±~ ../Core/Src/stm32l0xx_hal_msp.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM | ¾ ´ ?¾HAL_TIM_MspPostInit | ¾ Ä~ ihtim Èí þ~ YGPIO_InitStruct 7O ` º Ytmpreg °í t è ../Core/Src/stm32l0xx_hal_msp.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM ì @ ?è®HAL_TIM_Base_MspInit ì ihtim_base Èí 1 à ../Core/Src/stm32l0xx_hal_msp.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM ( H ¨ ?àHAL_SPI_MspDeInit ( H D ihspi Âí e ../Core/Src/stm32l0xx_hal_msp.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM P ?ëHAL_SPI_MspInit P x ihspi Âí ² YGPIO_InitStruct 7O `p Ytmpreg °í t à ../Core/Src/stm32l0xx_hal_msp.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM 0 ° ?â¤HAL_UART_MspDeInit 0 Ð ihuart ¼í ñ L ../Core/Src/stm32l0xx_hal_msp.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM ¨ z p ?ÍÇHAL_UART_MspInit ¨ z ihuart ¼í J YGPIO_InitStruct 7O P¼ 8 Ytmpreg °í d °ü L Ytmpreg °í d ÌL z Ytmpreg °í d à ../Core/Src/stm32l0xx_hal_msp.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM èz { | ?âHAL_LPTIM_MspInit èz { h ihlptim ¶í à ../Core/Src/stm32l0xx_hal_msp.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM Lq lq ð ?ßyHAL_ADC_MspDeInit Lq lq ihadc ªí ½ ../Core/Src/stm32l0xx_hal_msp.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM tq ¼q ` ?XHAL_ADC_MspInit tq ¼q Ð ihadc ªí
|
YGPIO_InitStruct 7O `q ¸q Ytmpreg °í t È ../Core/Src/stm32l0xx_hal_msp.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM À{ Ô{ ì ?ÊBHAL_MspInit À{ Ô{ ( Ì ../Core/Src/stm32l0xx_it.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM ¢ ¢¢ L ?ÍàLPUART1_IRQHandler ¢ ¢¢ < Ì ../Core/Src/stm32l0xx_it.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM Ï Ï ¤ ?ÌÒUSART2_IRQHandler Ï Ï \ Ì ../Core/Src/stm32l0xx_it.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM pÏ zÏ ü ?ÌÄUSART1_IRQHandler pÏ zÏ | Ì ../Core/Src/stm32l0xx_it.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM X¡ b¡ T ?̶LPTIM1_IRQHandler X¡ b¡ Ì ../Core/Src/stm32l0xx_it.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM 8h Ph ¬ ?ΦEXTI4_15_IRQHandler 8h Ph ¼ Ì ../Core/Src/stm32l0xx_it.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM (h 8h ! ?ÍEXTI0_1_IRQHandler (h 8h Ü È ../Core/Src/stm32l0xx_it.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM PÁ \Á h! ?ÊSysTick_Handler PÁ \Á ü È ../Core/Src/stm32l0xx_it.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM ° ° Ä! ?ÈuPendSV_Handler ° ° Ä ../Core/Src/stm32l0xx_it.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM ȹ ʹ " ?ÅhSVC_Handler ȹ ʹ 0 Ì ../Core/Src/stm32l0xx_it.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM P R d" ?ËYHardFault_Handler P R D Ä ../Core/Src/stm32l0xx_it.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM 8© :© ´" ?ÅJNMI_Handler 8© :© X Ü ../Core/Src/main.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM y Ny ,. ?Þ«HAL_LPTIM_CompareMatchCallback y Ny l $vî hlptim ¸ ../Core/Src/main.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM § ¤§ ¬. ?ºMX_Init § ¤§ ä ../Core/Src/main.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM äê ¤ë / int >å«main äê ¤ë ]__result PFäî ë *ë É P ../Core/Src/main.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM \Á  0 ?ÏñSystemClock_Config \Á  ´ YRCC_OscInitStruct ÖU YRCC_ClkInitStruct fV dYPeriphClkInit »S DF¦|î ÀÁ ÄÁ Fº|î ÞÁ âÁ FÎ|î üÁ  £ , ../Core/Src/main.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM \¦ n§ Ô0 ?¬Ë MX_GPIO_Init \¦ n§ ð YGPIO_InitStruct 7O Póh¦ x¦ Ytmpreg pî d v¦ ¦ Ytmpreg pî d «¦ j§ Ytmpreg pî d ø ../Core/Src/main.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM ì¥ P¦ ¼1 ?÷¬ MX_ADC_Init ì¥ P¦ ( YsConfig Y pFâ|î 2¦ 6¦ Í Fö|î J¦ N¦ Õ Ü ../Core/Src/main.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM ¤§ Ò§ h2 ?Û MX_LPUART1_UART_Init ¤§ Ò§ H FÚ|î ̧ Ч Ø ../Core/Src/main.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM Ȩ ø¨ Ø2 ?Ú¤ MX_USART1_UART_Init Ȩ ø¨ h FÙ|î ò¨ ö¨ º Ø ../Core/Src/main.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM © 0© H3 ?ÚÇ MX_USART2_UART_Init © 0© FÙ|î *© .© Ý Ô ../Core/Src/main.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM ܧ ¨ ¸3 ?Óê MX_SPI1_Init ܧ ¨ ¨ FÒ|î ¨ ¨ h ../Core/Src/main.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM (¨ À¨ 84 ?ê MX_TIM21_Init (¨ À¨ È YsClockSourceConfig u< `YsMasterConfig ~= pYsConfigOC : PF|î ^¨ b¨ ¦ F|î t¨ x¨ « FÁ|î ¨ ¨ ¯ FÕ|î ¨ ¨ µ Fé|î ²¨ ¶¨ ½ Ü ../Core/Src/main.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM PÄ vÄ 5 ?ÛTime_to_restart_Poll PÄ vÄ FÚÀ bÄ tÄ ¢ À ../Core/Src/main.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM `a a È5 ?¿ÿBattery_Poll `a a ¼ ../Core/Src/main.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM ¬Ô
|
Õ ,6 ?»ãUwb_Poll ¬Ô
|
Õ @ ø ../Core/Src/main.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM °² 0´ Ô6 ?ùuProgram_Init °² 0´ ` ä²³ ,´ Yresult Y Ytmp I P Fø|î ¬³ °³ ² ¸ ../Core/Src/main.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM \ d `8 ?ºaIdleTask \ d ../Core/Src/main.c Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] C:\git\XRange_Tag - å
°å·æºåº\MDK-ARM ploratxdata î pGPS_ON_TIME Y puwb_active_flag : pactive_flag sr pGPS_ON_flag : pnomovesleep_time fr pinterval fr phardware_version I phardware_pici I
|
phardware_type I puwb_work_num I puwb_timer Y pbattery_timer Y puwbled Y pgpsled Y ploraled Y ppowerled Y $ plp_time Y ( pnomove_time Y , pnomove_flag Y 0 pled_timer Y 4 phadc ¹Z ¬ phlptim1 N phlpuart1 ¦J 8 phuart1 ¦J À phuart2 ¦J H phspi1 !E Ð phtim21 /A ( @ ¤ startup_stm32l071xx.s Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec] C:\git\XRange_Tag - À¼ÖÝ»ú³¡\MDK-ARM ÔP èP ¬8 Reset_Handler ÔP ÜP NMI_Handler ÜP ÞP HardFault_Handler ÞP àP SVC_Handler àP âP PendSV_Handler âP äP SysTick_Handler äP æP Default_Handler æP èP ..\Middlewares\HIDOLibrary\Include\ ..\Middlewares\HIDOLibrary\Queue\HIDO_BaseQueue.c HIDO_BaseQueue.h h H ..\Middlewares\HIDOLibrary\Queue\HIDO_BaseQueue.c 0 ü h H ..\Middlewares\HIDOLibrary\Queue\HIDO_BaseQueue.c * ÷ ¸ H ..\Middlewares\HIDOLibrary\Queue\HIDO_BaseQueue.c ¼ × &$B !k ( ( . , H ..\Middlewares\HIDOLibrary\Queue\HIDO_BaseQueue.c f Æ x ! H ..\Middlewares\HIDOLibrary\Queue\HIDO_BaseQueue.c N 5 x H ..\Middlewares\HIDOLibrary\Queue\HIDO_BaseQueue.c b # w - H ..\Middlewares\HIDOLibrary\Queue\HIDO_BaseQueue.c x #- | H ..\Middlewares\HIDOLibrary\Queue\HIDO_BaseQueue.c 6 z t h ..\Middlewares\HIDOLibrary\Include\ HIDO_ATLite.h HIDO_TypeDef.h HIDO_FSM.h ..\Middlewares\HIDOLibrary\Include\ C:\Keil_v5\ARM\ARMCC\Bin\..\include\ HIDO_FSM.h HIDO_TypeDef.h stdarg.h l J ..\Middlewares\HIDOLibrary\ATLiteCore\HIDO_ATLite.c l J ..\Middlewares\HIDOLibrary\ATLiteCore\HIDO_ATLite.c Ô È C:\Keil_v5\ARM\ARMCC\Bin\..\include\ ..\Middlewares\HIDOLibrary\Include\ ..\Middlewares\HIDOLibrary\Debug\HIDO_Shell.c string.h HIDO_Shell.h HIDO_Input.h HIDO_Util.h ´ D ..\Middlewares\HIDOLibrary\Debug\HIDO_Shell.c ` Ö!
|
s '&-&Hx3 ¤ D ..\Middlewares\HIDOLibrary\Debug\HIDO_Shell.c Ø Ê A~ * -yg
|
d D ..\Middlewares\HIDOLibrary\Debug\HIDO_Shell.c À å p D ..\Middlewares\HIDOLibrary\Debug\HIDO_Shell.c $ : i d D ..\Middlewares\HIDOLibrary\Debug\HIDO_Shell.c Ì ø ï C:\Keil_v5\ARM\ARMCC\Bin\..\include\ ..\Middlewares\HIDOLibrary\Include\ ..\Middlewares\HIDOLibrary\Debug\HIDO_Input.c stdio.h stdint.h string.h HIDO_Input.h HIDO_Shell.h HIDO_Util.h HIDO_Timer.h t i ..\Middlewares\HIDOLibrary\Include\ HIDO_Shell.h HIDO_TypeDef.h HIDO_Input.h d Y ..\Middlewares\HIDOLibrary\Include\ HIDO_Input.h HIDO_TypeDef.h l D ..\Middlewares\HIDOLibrary\Debug\HIDO_Input.c à ò ..\Middlewares\HIDOLibrary\Include\ ..\Middlewares\HIDOLibrary\Queue\HIDO_VLQueue.c HIDO_BaseQueue.h HIDO_VLQueue.h x o ..\Middlewares\HIDOLibrary\Include\ HIDO_VLQueue.h HIDO_TypeDef.h HIDO_BaseQueue.h h ] ..\Middlewares\HIDOLibrary\Include\ HIDO_BaseQueue.h HIDO_TypeDef.h F ..\Middlewares\HIDOLibrary\Queue\HIDO_VLQueue.c ã & 'u&' F ..\Middlewares\HIDOLibrary\Queue\HIDO_VLQueue.c Õ ! |&' F ..\Middlewares\HIDOLibrary\Queue\HIDO_VLQueue.c n À u - - F ..\Middlewares\HIDOLibrary\Queue\HIDO_VLQueue.c B 2! |&' ¤ F ..\Middlewares\HIDOLibrary\Queue\HIDO_VLQueue.c ª ( p - ?8 À µ ..\Middlewares\HIDOLibrary\Include\ C:\Keil_v5\ARM\ARMCC\Bin\..\include\ ..\Middlewares\HIDOLibrary\Queue\HIDO_ArraryQueue.c HIDO_ArraryQueue.h string.h h _ ..\Middlewares\HIDOLibrary\Include\ HIDO_ArraryQueue.h HIDO_TypeDef.h T I ..\Middlewares\HIDOLibrary\Include\ HIDO_TypeDef.h J ..\Middlewares\HIDOLibrary\Queue\HIDO_ArraryQueue.c , '|>- t J ..\Middlewares\HIDOLibrary\Queue\HIDO_ArraryQueue.c ô '> J ..\Middlewares\HIDOLibrary\Queue\HIDO_ArraryQueue.c ¬ '|,? t J ..\Middlewares\HIDOLibrary\Queue\HIDO_ArraryQueue.c 1> p J ..\Middlewares\HIDOLibrary\Queue\HIDO_ArraryQueue.c â Ô É C:\Keil_v5\ARM\ARMCC\Bin\..\include\ ..\Middlewares\HIDOLibrary\Include\ ..\Middlewares\HIDOLibrary\Util\HIDO_Util.c stdio.h string.h stdlib.h stdarg.h HIDO_Util.h d X ..\Middlewares\HIDOLibrary\Include\ HIDO_Util.h HIDO_TypeDef.h h B ..\Middlewares\HIDOLibrary\Util\HIDO_Util.c H ü | B ..\Middlewares\HIDOLibrary\Util\HIDO_Util.c ë!2 ¼ B ..\Middlewares\HIDOLibrary\Util\HIDO_Util.c À m" 3 | H B ..\Middlewares\HIDOLibrary\Util\HIDO_Util.c ª ø~+ 9 ! -`'w % 1-0i%$('---)i($$(s $Ö~ ¯ '~%æ | B ..\Middlewares\HIDOLibrary\Util\HIDO_Util.c Ò & | B ..\Middlewares\HIDOLibrary\Util\HIDO_Util.c X %3G Ð Æ C:\Keil_v5\ARM\ARMCC\Bin\..\include\ ..\Middlewares\HIDOLibrary\Include\ ..\Middlewares\HIDOLibrary\Util\HIDO_Timer.c stdio.h HIDO_Timer.h HIDO_Debug.h HIDO_Lock.h d Y ..\Middlewares\HIDOLibrary\Include\ HIDO_Timer.h HIDO_TypeDef.h T I ..\Middlewares\HIDOLibrary\Include\ HIDO_TypeDef.h ¨ C ..\Middlewares\HIDOLibrary\Util\HIDO_Timer.c ô ù
|
-]3-)&.M,j% h C ..\Middlewares\HIDOLibrary\Util\HIDO_Timer.c è Ý &> C ..\Middlewares\HIDOLibrary\Util\HIDO_Timer.c l Ï |&' C ..\Middlewares\HIDOLibrary\Util\HIDO_Timer.c > x&&,& ! ¨ C ..\Middlewares\HIDOLibrary\Util\HIDO_Timer.c
|
m -&D{ H > ../Drivers/CMSIS/Include/ cmsis_armcc.h T I ..\Middlewares\HIDOLibrary\Include\ HIDO_Typedef.h Ì m ../Drivers/CMSIS/Include/ ..\Middlewares\HIDOLibrary\Util\HIDO_Lock.c cmsis_armcc.h y ( ר~ È m ../Drivers/CMSIS/Include/ ..\Middlewares\HIDOLibrary\Util\HIDO_Lock.c cmsis_armcc.h ô ó~ { è~& | r ../Drivers/CMSIS/Device/ST/STM32L0xx/Include/ ../Core/Src/system_stm32l0xx.c stm32l0xx.h X 5 ../Core/Src/system_stm32l0xx.c  ../Drivers/STM32L0xx_HAL_Driver/Inc/ ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_tim_ex.c stm32l0xx_hal.h Ì Q ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_tim_ex.c ô Ó
|
v
|
m \$ ../Drivers/STM32L0xx_HAL_Driver/Inc/ ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_tim.c stm32l0xx_hal.h N ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_tim.c ¬' { sO+g0,À + ( ( ( N ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_tim.c Îà 6 N ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_tim.c ªÃ ½5 t N ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_tim.c ¸Â 7 x N ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_tim.c  µ7 " ô N ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_tim.c Ì ° v
|
~Ç 1°Ð º"(&& ".,, "(&& ".,, N ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_tim.c È Ê2" N ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_tim.c ú ù2" N ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_tim.c 4à ©3( N ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_tim.c là Ø3( N ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_tim.c º (%" | N ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_tim.c ð ye"v
|
u ¨ N ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_tim.c ¬
|
~u+0^ "( h N ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_tim.c ì í
|
| N ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_tim.c  Ò7" N ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_tim.c h ü(x " ´ N ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_tim.c Ôy k( $ N ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_tim.c X É"y ( ¨ N ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_tim.c ~u+0^ "( È N ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_tim.c  2 {! ../Drivers/STM32L0xx_HAL_Driver/Inc/ ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_spi.c stm32l0xx_hal.h N ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_spi.c @ ½~
|
" % a ä N ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_spi.c n ¿~{{ S+ñ * Ó C" ../Drivers/STM32L0xx_HAL_Driver/Inc/ ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart_ex.c stm32l0xx_hal.h l R ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart_ex.c Î ../Drivers/STM32L0xx_HAL_Driver/Inc/ ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.c stm32l0xx_hal.h | z ../Drivers/CMSIS/Include/ ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.c cmsis_armcc.h ®v ü}w )0 0#0#" 2!# ßo ¤èo èo (³ Ø~¨ å~ ò~ý~ xx% o ùo ío t úo îo%t þo òo% õþn o øo û Ñ 1¹ án ¢ên ên%t ¥çn çn% "Ôn ®Þn ¢Þn ¦+]/
|
o z. | O ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.c $Æ ° Ø z ../Drivers/CMSIS/Include/ ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.c cmsis_armcc.h ôÇ § Éb¹ Ób Ób%° 4 z ../Drivers/CMSIS/Include/ ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.c cmsis_armcc.h Ø ~%] <%z !g n"þu
|
v ù v%ý ` z ../Drivers/CMSIS/Include/ ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.c cmsis_armcc.h lÌ y
|
Fs¾fÄÈf¸Èf+tÈÄf¼Äf%t ÀÀf% z ../Drivers/CMSIS/Include/ ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.c cmsis_armcc.h Æ ¥ |%Åe¾Îe²Îe+t¿Íe³Íe%tÃÉe·Ée%º ·e ¿Áe%År O ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.c Ç â wr% h O ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.c h l z ../Drivers/CMSIS/Include/ ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.c cmsis_armcc.h L ~À B <%z <L 2R Lt¸vÌ ÀvÀ Àv% $ z ../Drivers/CMSIS/Include/ ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.c cmsis_armcc.h >Ç ñ |ùefÿf%tþeþe%} x O ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.c Ç h O ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.c ò ¸ O ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.c 8Æ &' y% Ð z ../Drivers/CMSIS/Include/ ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.c cmsis_armcc.h È È¨fÚ²fβf%Ñ 4 z ../Drivers/CMSIS/Include/ ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.c cmsis_armcc.h ø É
|
~%] <%z !g n"w öw êw%î ° z ../Drivers/CMSIS/Include/ ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.c cmsis_armcc.h Í Þy% gûgïg%ò:øfgþg+þvgþfþf%
ä z ../Drivers/CMSIS/Include/ ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.c cmsis_armcc.h @È z+Ñ !µÇa¼ Ða° Ða+t¿ Ía³ Ía%¶ "³a Ð ¼a Ä ¼a%Ê
|
[§a Ü °a Ð °a% Ò ( ä z ../Drivers/CMSIS/Include/ ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.c cmsis_armcc.h É À {+Ï !¶¤bß bÓ b+tâ ªbÖ ªb%Ù "b ó b ç b%í
|
[b ÿ b ó b% õ ( h O ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.c Ì Þ h z ../Drivers/CMSIS/Include/ ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.c cmsis_armcc.h
|
~/~U <%# W)_! a e<Åw¿Íw³Íw%»zp 0 z ../Drivers/CMSIS/Include/ ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.c cmsis_armcc.h üÍ |
|
% Ób ìb ìb%t£ éb éb%¡ ( z ../Drivers/CMSIS/Include/ ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.c cmsis_armcc.h ^Î ê ~
|
% ób cõ c%t cø c% \ O ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.c j ¾%zÑ µ <%z É ¿ ?E<% F Q mE e& ° O ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.c Ð à~
|
' ]# Ô O ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.c À £~u}<U (*,'(n O ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.c øÉ «'2*7O3/%COCOU O ~ q 7 h & ` & - ' Ë £ e & ' îË Ó f & ' à O ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.c Ä {; ; ; ; ; ; 9 < 9 z ../Drivers/CMSIS/Include/ ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.c cmsis_armcc.h TÅ Õ
|
v
|
v hIõhéh%ë!d"ügIhüh+thýh%ÿ x O ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.c ¼Î -~ 4 i 7+ ! ".M + k "$ M4%2.M 0 z ../Drivers/CMSIS/Include/ ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.c cmsis_armcc.h Ç ×fé£fÝ£f+tê¢fÞ¢f%ázf ãf%ç ../Drivers/STM32L0xx_HAL_Driver/Inc/ ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_lptim.c stm32l0xx_hal.h ( P ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_lptim.c ly ~ "'"'"'"'"'"'" l P ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_lptim.c y ¢ l P ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_lptim.c ¼{ ± l P ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_lptim.c `y À l P ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_lptim.c y Ï l P ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_lptim.c dy Þ l P ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_lptim.c by í p P ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_lptim.c { Ð Ø P ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_lptim.c { ((((++%""([%go { ../Drivers/CMSIS/Include/ ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_lptim.c cmsis_armcc.h h¡ Ïo¹Òo²r%t&z "+w {& -& - "1&ùn P ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_lptim.c \¢ 1{ < p P ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_lptim.c fy Ú P ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_lptim.c 8z Ü|p xë ° '! =$ !$ + ° ¦ ../Drivers/CMSIS/Include/ C:\Keil_v5\ARM\ARMCC\Bin\..\include\ core_cm0plus.h stdint.h cmsis_version.h cmsis_compiler.h mpu_armv7.h è } ../Drivers/CMSIS/Include/ ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_cortex.c core_cm0plus.h ¨ ½âyâyå´~Î1y À } ../Drivers/CMSIS/Include/ ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_cortex.c core_cm0plus.h Ø{ {é,{ ¸ } ../Drivers/CMSIS/Include/ ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_cortex.c core_cm0plus.h ø{ æ{Õ±{+ Ð } ../Drivers/CMSIS/Include/ ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_cortex.c core_cm0plus.h | Ó~1²zдz7ѯzI Ä N ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_pwr.c d| ¡
|
t (o p N ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_pwr.c T| È& ../Drivers/STM32L0xx_HAL_Driver/Inc/ ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_dma.c stm32l0xx_hal.h N ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_dma.c zs ² } ((4 ¬ N ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_dma.c 2s |%kp((4~ È N ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_dma.c Æs Ò y ~!Y'^(# /&) ¤ N ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_dma.c bd É.xr ../Drivers/STM32L0xx_HAL_Driver/Inc/ ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_gpio.c stm32l0xx_hal.h O ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_gpio.c Àv ç~ O ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_gpio.c Zx {~ O ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_gpio.c Lx õz} O ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_gpio.c u w !&, " .F " V, h O ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_gpio.c Øv v ! & & % & & "'&& ì ../Drivers/STM32L0xx_HAL_Driver/Inc/ ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_flash_ex.c stm32l0xx_hal.h Ð S ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_flash_ex.c \t ¦ {!{+] ( "&! q+ S ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_flash_ex.c Ph Ô (" ° ¥ ../Drivers/STM32L0xx_HAL_Driver/Inc/ stm32l0xx_hal_flash.h stm32l0xx_hal_def.h stm32l0xx_hal_flash_ex.h stm32l0xx_hal_flash_ramfunc.h H > ../Drivers/CMSIS/Include/ cmsis_armcc.h t P ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_flash.c Üt (! { ../Drivers/CMSIS/Include/ ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_flash.c cmsis_armcc.h 4u Ü|~ð~ìl~~ÿ P ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_flash.c øt ä |ws Ü P ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_flash.c Ti !* '$ V è P ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_flash.c Äh ¹{
|
../Drivers/STM32L0xx_HAL_Driver/Inc/ ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c stm32l0xx_hal.h ¼ Q ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c Ì| ß "À @w q&". ! ' æ~
|
& ! !( & 3ß %+5 0/561 4 ../Drivers/STM32L0xx_HAL_Driver/Inc/ ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c stm32l0xx_hal.h p N ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c
|
> p N ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c h
|
> p N ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c \
|
N ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c `~ Ù {./ ' -Ø~¨ í~
|
%} /
|
Ý ø ï æ ¦(
|
|
|
! -1 ' -Ï
|
+ ' -Å ·
|
+ ' -;A
|
+
|
./ - - ^
|
+ 5 ;F Ð N ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c < Ðy " oãB®|!: θ|% + -»Á| -Ï| ! q B " 'çñ|: :#F xw} B" 'Ó©} % ( '¹}: 35_ kÅå} 3<( 'þþ} w " -ä ~ " -Ó ©~
|
$&". ! -² Ê~
|
% 3 Ý~ 3 D
§
|
4%
|
x , ' R '| M '| ,, - v ü N ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ¨ » vyp-%$Q - W)]#b 1 k +
|
q1 t Q ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_i2c_ex.c tx ¾( ../Drivers/STM32L0xx_HAL_Driver/Inc/ ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal.c stm32l0xx_hal.h | p ../Drivers/STM32L0xx_HAL_Driver/Inc/ ../Core/Inc/ stm32l0xx_hal.h stm32l0xx_hal_conf.h l J ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal.c 0 & l J ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal.c ä & J ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal.c 8t ô ( l J ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal.c hx ² l J ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal.c x §& J ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal.c x %' J ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal.c Èx îct&{ ../Drivers/STM32L0xx_HAL_Driver/Inc/ ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_adc.c stm32l0xx_hal.h N ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_adc.c $n y y
|
!Ê ©× ¹
|
vr + + p N ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_adc.c xo @ N ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_adc.c Äq ÷mmx""Ò
|
"+ . ""6
|
º )] #" Q/ +" ¬ N ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_adc.c ôr Áy zo + Ì N ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_adc.c r ÿ$y
|
%{ 6
|
%Q/{ è N ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_adc.c ] y%"}z "b ' ( ( k% N ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_adc.c ð\ ¶
|
-
|
~ ì N ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_adc.c Àn ÿ| ""sõ " *+%*((
|
++ Ì N ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_adc.c \ x | ! ( " ! k ð N ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_adc.c ] Ùz% u Z% o ( " k ¬ N ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_adc.c o }#zzb â¿~ ""é~ 1 t 7% + %#&)&("% % '0ã~ m " "$((%@1/B | r ..\decadriver\ ..\decadriver\dw_driver.c dw_driver.h deca_device_api.h dw_driver.c 1 ..\decadriver\ dw_driver.c x¹ #'+- \ 1 ..\decadriver\ dw_driver.c á È ¼ C:\Keil_v5\ARM\ARMCC\Bin\..\include\ ..\decadriver\ ..\decadriver\deca_params_init.c stdio.h stdlib.h deca_regs.h deca_device_api.h deca_param_types.h t i ..\decadriver\ C:\Keil_v5\ARM\ARMCC\Bin\..\include\ deca_param_types.h stdint.h Ø Ì C:\Keil_v5\ARM\ARMCC\Bin\..\include\ ..\decadriver\ ..\decadriver\deca_device.c stddef.h deca_param_types.h deca_regs.h deca_device_api.h dw_driver.h deca_device.c t h ..\decadriver\ C:\Keil_v5\ARM\ARMCC\Bin\..\include\ deca_device_api.h stdint.h 3 ..\decadriver\ deca_device.c Üç Ø +z '--z 1 3 ..\decadriver\ deca_device.c Rç © ! - ! Ì 3 ..\decadriver\ deca_device.c Hè ð y{ , !_ ,! + &. t 3 ..\decadriver\ deca_device.c ¤ä Á%'.') l 3 ..\decadriver\ deca_device.c Üè î-. ' h 3 ..\decadriver\ deca_device.c ¦ç Ì!~ t 3 ..\decadriver\ deca_device.c |ä © #~ h 3 ..\decadriver\ deca_device.c Lä !, X 3 ..\decadriver\ deca_device.c tä ë d 3 ..\decadriver\ deca_device.c zÖ Õ ,& X 3 ..\decadriver\ deca_device.c 2ç , X 3 ..\decadriver\ deca_device.c Bç Õ, 3 ..\decadriver\ deca_device.c ¨æ µ
|
-z ~(
|
} X 3 ..\decadriver\ deca_device.c ç ï, ` 3 ..\decadriver\ deca_device.c é ¿&! x 3 ..\decadriver\ deca_device.c |é j |. X 3 ..\decadriver\ deca_device.c 8è ó& X 3 ..\decadriver\ deca_device.c Èç à& p 3 ..\decadriver\ deca_device.c 0â ° } &y#5 }8 ~ '!'"L;;L? z& +S17 9$+ !:,@ 8%xg# &! x 3 ..\decadriver\ deca_device.c Ö ô /~ | 8 3 ..\decadriver\ deca_device.c ôä ~ '3, - ! ,' " / ( " &) p 3 ..\decadriver\ deca_device.c Ä× õ
|
.,.# h 3 ..\decadriver\ deca_device.c ¼é Ä-~', l 3 ..\decadriver\ deca_device.c × -- h 3 ..\decadriver\ deca_device.c Tæ - 3 Ø 3 ..\decadriver\ deca_device.c ÜÖ ü +j × ' z% &n ! { ,3 t- p 3 ..\decadriver\ deca_device.c &é Ì ~ }/ ` 3 ..\decadriver\ deca_device.c é ° ) 3 ..\decadriver\ deca_device.c Dé ë ~u # ~ n % X 3 ..\decadriver\ deca_device.c Üæ | 3 ..\decadriver\ deca_device.c æ ó-z ~ 3 ..\decadriver\ deca_device.c èæ ¶ u # ~ n h ^ ..\ExternalDevices\ ..\ExternalDevices\WS2812.c WS2812.h WS2812.c T 3 ..\ExternalDevices\ WS2812.c |º & x 3 ..\ExternalDevices\ WS2812.c Dº á ' \ 3 ..\ExternalDevices\ WS2812.c ¨´ Ú ! ¤ 3 ..\ExternalDevices\ WS2812.c À´ Í z x{~ ¼ 3 ..\ExternalDevices\ WS2812.c P¶ ô ´ 3 ..\ExternalDevices\ WS2812.c µ ´ 3 ..\ExternalDevices\ WS2812.c µ ¶ ´ 3 ..\ExternalDevices\ WS2812.c è¶ × ´ 3 ..\ExternalDevices\ WS2812.c ìµ ø d 3 ..\ExternalDevices\ WS2812.c hµ ' h 3 ..\ExternalDevices\ WS2812.c ´¶ \ 3 ..\ExternalDevices\ WS2812.c î Ð Å ..\ExternalDevices\ C:\Keil_v5\ARM\ARMCC\Bin\..\include\ ../Core/Inc/ ..\ExternalDevices\lis3dh_driver.c lis3dh_driver.h stdlib.h math.h main.h lis3dh_driver.c Ì : ..\ExternalDevices\ lis3dh_driver.c +..-u%
|
c 44 : ..\ExternalDevices\ lis3dh_driver.c °_ Ä!~py : ..\ExternalDevices\ lis3dh_driver.c ì Ü $ " ( : ..\ExternalDevices\ lis3dh_driver.c Ìì ü! | t : ..\ExternalDevices\ lis3dh_driver.c üì Ú' : ..\ExternalDevices\ lis3dh_driver.c í }$ : ..\ExternalDevices\ lis3dh_driver.c d ! !# ` : ..\ExternalDevices\ lis3dh_driver.c N¡ :ù : ..\ExternalDevices\ lis3dh_driver.c ¡ ð ` : ..\ExternalDevices\ lis3dh_driver.c À *. ` : ..\ExternalDevices\ lis3dh_driver.c ¡ 4è : ..\ExternalDevices\ lis3dh_driver.c Ò Þ t : ..\ExternalDevices\ lis3dh_driver.c ¤ì !r \ : ..\ExternalDevices\ lis3dh_driver.c Äì : ..\ExternalDevices\ lis3dh_driver.c êë ± : ..\ExternalDevices\ lis3dh_driver.c °ë p : ..\ExternalDevices\ lis3dh_driver.c à''&& : ..\ExternalDevices\ lis3dh_driver.c 0 ®} &'&&q : ..\ExternalDevices\ lis3dh_driver.c ý~&&u +& ¬ : ..\ExternalDevices\ lis3dh_driver.c Ô Ç{ &&1y | t : ..\ExternalDevices\ lis3dh_driver.c '&&& t : ..\ExternalDevices\ lis3dh_driver.c T '&&& x : ..\ExternalDevices\ lis3dh_driver.c Ä ì'&'& , : ..\ExternalDevices\ lis3dh_driver.c ¢á ¦ !)19AIQ #+3;CK #+3;CK !)19AIQ #+3;CK #+3;CK ! y ..\ExternalDevices\ C:\Keil_v5\ARM\ARMCC\Bin\..\include\ ../Core/Inc/ lis3dh_driver.h math.h stdint.h main.h D 8 ..\HAL\ ..\HAL\Flash.c Flash.h & ..\HAL\ Flash.c Èi ç ' |%~ \ & ..\HAL\ Flash.c °h Ö ~ p & ..\HAL\ Flash.c |h ' 9 f D & ..\HAL\ Flash.c Ĺ 0 $ C:\Keil_v5\ARM\ARMCC\Bin\..\include\ ../Drivers/STM32L0xx_HAL_Driver/Inc/ ../Middlewares/HIDOLibrary/Include/ ..\HAL\ ..\HAL\UART.c string.h stm32l0xx_hal.h HIDO_Util.h HIDO_VLQueue.h HIDO_ArraryQueue.h HIDO_Lock.h HIDO_ATLite.h Uart.h UART.c d [ ..\HAL\ ../Middlewares/HIDOLibrary/Include/ Uart.h HIDO_TypeDef.h h _ ../Middlewares/HIDOLibrary/Include/ HIDO_ArraryQueue.h HIDO_TypeDef.h P % ..\HAL\ UART.c èÐ ì ~8 ü % ..\HAL\ UART.c @Ò ÷}}"2 =J *{
|
X' , 1! ,v1 7 % ..\HAL\ UART.c Ï ¸"
|
1 k9~!) (! $
|
% % ..\HAL\ UART.c èÑ | - + 'k #:t" ¬ % ..\HAL\ UART.c Ó Ú | -+2+d2+:\"$ % ..\HAL\ UART.c ¤Ñ ¹ | -0u :n" % ..\HAL\ UART.c Ñ ï+
|
}/1D '
|
} È % ..\HAL\ UART.c Ð ©$ 6Q
|
$ ~)16
|
} d % ..\HAL\ UART.c xÑ " {; p % ..\HAL\ UART.c °Ð Ð &(&} ! |" d X ..\HAL\ ../decadriver/ ..\HAL\SPI.c Spi.h deca_device_api.h $ ..\HAL\ SPI.c î Ù p z z ¬ $ ..\HAL\ SPI.c î & xxq | | H $ ..\HAL\ SPI.c ôÀ } ¼ ² ../Drivers/STM32L0xx_HAL_Driver/Inc/ ..\HAL\ ../Middlewares/HIDOLibrary/Include/ ..\HAL\Reboot.c stm32l0xx_hal.h Reboot.h HIDO_Timer.h Reboot.c T ' ..\HAL\ Reboot.c t· . d ' ..\HAL\ Reboot.c L· ? 3 z D 9 ..\HAL\ ../Drivers/STM32L0xx_HAL_Driver/Inc/ ../Middlewares/HIDOLibrary/Include/ ../APL/ ../FML/ ..\HAL\BSP.c BSP.h stm32l0xx_hal.h HIDO_Debug.h Uart.h Shell.h RTC.h SPI.h LED.h Beep.h Key.h Led.h ADC.h Power.h GPS.h Lora.h Battery.h BSP.c $ ..\HAL\ BSP.c ø_  3 ,&+& . H $ ..\HAL\ BSP.c ì_ È H $ ..\HAL\ BSP.c ` H $ ..\HAL\ BSP.c H $ ..\HAL\ BSP.c ø ..\FML\ ../HAL/ ../Middlewares/HIDOLibrary/Include/ C:\Keil_v5\ARM\ARMCC\Bin\..\include\ ../APL/ ..\FML\lora.c lora.h uart.h HIDO_Timer.h gpio.h HIDO_Util.h stdarg.h string.h stdio.h HIDO_Debug.h global_param.h lora.c d [ ../HAL/ ../Middlewares/HIDOLibrary/Include/ uart.h HIDO_TypeDef.h d [ ..\FML\ ../Middlewares/HIDOLibrary/Include/ lora.h HIDO_TypeDef.h l ? ../Drivers/CMSIS/Include/ core_cm0plus.h 8Ö Ø | % ..\FML\ lora.c £ ×-¤ß | % ..\FML\ lora.c ¥ ¿
|
y& X % ..\FML\ lora.c l£ ® | d % ..\FML\ lora.c £ | H % ..\FML\ lora.c ¥ H % ..\FML\ lora.c ¥ Ã, Ü % ..\FML\ lora.c £ w t 2 ' !!6 ! c(+ o, , ° % ..\FML\ lora.c t¤ |)~#T 3
|
3 z+ H % ..\FML\ lora.c ¨¢ ð ¸ % ..\FML\ lora.c ´¢ Ò z |
|
Y % { H % ..\FML\ lora.c Ø¥ ê, \ % ..\FML\ lora.c ,¥ º &> , H % ..\FML\ lora.c Ä¥ Ý, ¼ ± ..\FML\ ../HAL/ ../Middlewares/HIDOLibrary/Include/ ../ExternalDevices/ ..\FML\Power.c Power.h GPIO.h Uart.h HIDO_Debug.h WS2812.h GPS.h ../HAL/ ../Middlewares/HIDOLibrary/Include/ ../Drivers/STM32L0xx_HAL_Driver/Inc/ GPIO.h HIDO_TypeDef.h stm32l0xx_hal.h h \ ..\FML\ ../Middlewares/HIDOLibrary/Include/ Power.h HIDO_TypeDef.h $ & ..\FML\ Power.c 4± & ~5 1 !! ,%2)_!!, L & ..\FML\ Power.c ô° ñ , L & ..\FML\ Power.c ± á , L & ..\FML\ Power.c $± 6 Ø Ì C:\Keil_v5\ARM\ARMCC\Bin\..\include\ ../Drivers/STM32L0xx_HAL_Driver/Inc/ ../Middlewares/HIDOLibrary/Include/ ..\FML\ ../HAL/ ../ExternalDevices/ ../APL/ ../decadriver/ ..\FML\GPS.c stdio.h stdarg.h stdlib.h string.h stm32l0xx_hal.h math.h HIDO_Util.h HIDO_Debug.h HIDO_Timer.h GPS.h DBG.h GPIO.h Uart.h Delay.h WS2812.h dw_app.h deca_device_api.h deca_regs.h dw_driver.h GPS.c x l ..\FML\ ../Middlewares/HIDOLibrary/Include/ ../HAL/ GPS.h HIDO_TypeDef.h GPIO.h l $ ..\FML\ GPS.c 4j ì' & T $ ..\FML\ GPS.c j Û D $ ..\FML\ GPS.c m Î \ $ ..\FML\ GPS.c Tl º~ 0 L $ ..\FML\ GPS.c Dl ¬ D $ ..\FML\ GPS.c tl D $ ..\FML\ GPS.c l ¼ $ ..\FML\ GPS.c l ·xy %e* \o- # 0 $ ..\FML\ GPS.c j é $Y (X '~ & ~ d1 5M & w g g , l p d ..\FML\ ../HAL/ ..\FML\Battery.c battery.h adc.h gpio.h Battery.c ../HAL/ ../Middlewares/HIDOLibrary/Include/ ../Drivers/STM32L0xx_HAL_Driver/Inc/ gpio.h HIDO_TypeDef.h stm32l0xx_hal.h h ^ ..\FML\ ../Middlewares/HIDOLibrary/Include/ battery.h HIDO_TypeDef.h h ( ..\FML\ Battery.c Da ¹ | h ( ..\FML\ Battery.c ¨`
|
-X X ( ..\FML\ Battery.c ü` & P ( ..\FML\ Battery.c a õ Q ` ( ..\FML\ Battery.c |` × .# L ( ..\FML\ Battery.c a 9, L ( ..\FML\ Battery.c 0a ,,
|
C:\Keil_v5\ARM\ARMCC\Bin\..\include\ ../APL/ ../Middlewares/HIDOLibrary/Include/ ../HAL/ ..\FML\ ..\FML\DBG.c stdio.h stdarg.h string.h AppConfig.h HIDO_VLQueue.h HIDO_Input.h HIDO_Timer.h HIDO_Util.h Uart.h DBG.h x o ../Middlewares/HIDOLibrary/Include/ HIDO_VLQueue.h HIDO_TypeDef.h HIDO_BaseQueue.h h ] ../Middlewares/HIDOLibrary/Include/ HIDO_BaseQueue.h HIDO_TypeDef.h x $ ..\FML\ DBG.c ¨c ò! \ $ ..\FML\ DBG.c À Ñ & | $ ..\FML\ DBG.c ||| |%.8 H $ ..\FML\ DBG.c @d ò ( L $ ..\FML\ DBG.c Nd ß 4 T $ ..\FML\ DBG.c d É $.8 H $ ..\FML\ DBG.c d ; ì â ..\FML\ ../Middlewares/HIDOLibrary/Include/ ../Drivers/STM32L0xx_HAL_Driver/Inc/ C:\Keil_v5\ARM\ARMCC\Bin\..\include\ ..\FML\Beep.c Beep.h HIDO_Lock.h HIDO_Timer.h stm32l0xx_hal.h string.h T I ../Middlewares/HIDOLibrary/Include/ HIDO_TypeDef.h ` % ..\FML\ Beep.c øa Ù &+!} ` % ..\FML\ Beep.c ¼a Ç %,{ D % ..\FML\ Beep.c <b 7 t ( ..\APL\ dw_sync.c Õ Ó * * & }%* ( ..\APL\ dw_sync.c ̯ = }a ?? ! | ( ..\APL\ dw_sync.c äº *,Èz Ä ( ..\APL\ dw_sync.c Ü® ~} }
|
{~% ,& ''%p ,9 X N C:\Keil_v5\ARM\ARMCC\Bin\..\include\ ..\APL\ ../decadriver/ ../HAL/ ../FML/ ../algorithm/ ..\APL\ss_dw_tag_core.c string.h math.h dw_app.h deca_device_api.h deca_regs.h dw_driver.h Spi.h led.h serial_at_cmd_app.h global_param.h filters.h stdio.h beep.h ss_dw_tag_core.c l ? ../Drivers/CMSIS/Include/ core_cm0plus.h Ö Ø / ..\APL\ ss_dw_tag_core.c Á ý 1 e ! n tp l / ..\APL\ ss_dw_tag_core.c · «z &!!22&2.& ~6 ,&&: 4,"} !& , ,, U / ..\APL\ ss_dw_tag_core.c <© ! ~ ,DL !8}2&,&h n |+e &*} 1 ,&, u > 3 ,!@ .3!y1 &;L !' & ,,E ,8+{
|
×{¤
|
Ü{ }%ª5 5c% &! $Î÷ ø~ ' \ ' ¼~È "l (322 % 3 y . / ..\APL\ ss_dw_tag_core.c °d ~ J&&& ,8&,&h * z &*} 1 ,&& v >
|
1&! R$ 3®Ó Õ "{ ,T!~2"2~ ¸ / ..\APL\ ss_dw_tag_core.c Hb ì u g i|QDb +3! p / ..\APL\ ss_dw_tag_core.c º à,28& ü / ..\APL\ ss_dw_tag_core.c m ÿ 2~ ~&& & u s 4 ,& 5 4( &5 i x / ..\APL\ ss_dw_tag_core.c j Ê~ ~~ ~% / ..\APL\ ss_dw_tag_core.c g ¢|2 t / ..\APL\ ss_dw_tag_core.c þé ü
|
| } t / ..\APL\ ss_dw_tag_core.c $ê î
|
| } Ü Ó ..\APL\ C:\Keil_v5\ARM\ARMCC\Bin\..\include\ ../HAL/ ..\APL\serial_at_cmd_app.c serial_at_cmd_app.h global_param.h string.h stdio.h dw_app.h uart.h serial_at_cmd_app.c ` 2 ..\APL\ serial_at_cmd_app.c d - ~ / ¨ ^ ..\APL\ ../Drivers/CMSIS/Include/ serial_at_cmd_app.c core_cm0plus.h Ó 7z}x , E % |'#(
ùx $^ | g??Aw 2 ..\APL\ serial_at_cmd_app.c ̹ &~72-, H > C:\Keil_v5\ARM\ARMCC\Bin\..\include\ ..\APL\ ../decadriver/ ../HAL/ ../FML/ ../algorithm/ ..\APL\dw_app.c string.h math.h dw_app.h deca_device_api.h deca_regs.h dw_driver.h Spi.h led.h serial_at_cmd_app.h global_param.h filters.h stdio.h beep.h dw_app.c P E ../algorithm/ ../Core/Inc/ filters.h main.h ' ..\APL\ dw_app.c øà { ' ..\APL\ dw_app.c ß |&B " d ' ..\APL\ dw_app.c c È } ` ' ..\APL\ dw_app.c ôg 1 ..\APL\ ../HAL/ C:\Keil_v5\ARM\ARMCC\Bin\..\include\ ..\APL\global_param.c global_param.h Flash.h dw_app.h string.h - ..\APL\ global_param.c í 3- p - ..\APL\ global_param.c Pî $ !z & x - ..\APL\ global_param.c Pí ' ¼ ° ../Drivers/STM32L0xx_HAL_Driver/Inc/ C:\Keil_v5\ARM\ARMCC\Bin\..\include\ ..\APL\ ../Middlewares/HIDOLibrary/Include/ ../HAL/ ../FML/ ..\APL\Shell.c stm32l0xx_hal.h stdlib.h string.h AppConfig.h Shell.h HIDO_Shell.h HIDO_Util.h HIDO_Debug.h GPIO.h DBG.h RTC.h Reboot.h Param.h HIDO_ATLite.h Lock.h HIDO_Log.h Battery.h gps.h power.h beep.h lora.h t i ../Middlewares/HIDOLibrary/Include/ HIDO_Shell.h HIDO_TypeDef.h HIDO_Input.h L & ..\APL\ Shell.c ¼½ ©! X & ..\APL\ Shell.c ½ +V T & ..\APL\ Shell.c » ] L & ..\APL\ Shell.c àÀ T & ..\APL\ Shell.c È» ] T & ..\APL\ Shell.c ¬¼ þ ] T & ..\APL\ Shell.c ä¼ õ ] t & ..\APL\ Shell.c ؾ ç ~ T {I t & ..\APL\ Shell.c <¾ Ò ~ Q } Q & ..\APL\ Shell.c 8¿ ¸ ~~~ T wI } Q t & ..\APL\ Shell.c `À ª ~ Q} Q t & ..\APL\ Shell.c à¿ ~ Q} Q t & ..\APL\ Shell.c ¼ ]q )
|
t & ..\APL\ Shell.c X¼ è ]q )
|
D & ..\APL\ Shell.c н ä d & ..\APL\ Shell.c Ô½ Ø \ L & ..\APL\ Shell.c 0¾ Ñ L & ..\APL\ Shell.c êÀ Ê ú ..\APL\ C:\Keil_v5\ARM\ARMCC\Bin\..\include\ ../Drivers/STM32L0xx_HAL_Driver/Inc/ ../Middlewares/HIDOLibrary/Include/ ../HAL/ ../FML/ ../Core/Inc/ ../ExternalDevices/ ..\APL\APL.c AppConfig.h string.h stm32l0xx_hal.h HIDO_Timer.h HIDO_ATLite.h HIDO_Input.h Uart.h Shell.h Led.h Reboot.h Beep.h Key.h ADC.h Lis3dhApp.h Power.h HIDO_Debug.h GPS.h Lora.h main.h RTC.h GPIO.h DBG.h lis3dh_driver.h WS2812.h APL.c ../HAL/ ../Drivers/STM32L0xx_HAL_Driver/Inc/ ../Middlewares/HIDOLibrary/Include/ RTC.h stm32l0xx_hal.h HIDO_TypeDef.h x l ../FML/ ../Middlewares/HIDOLibrary/Include/ ../HAL/ GPS.h HIDO_TypeDef.h GPIO.h ../HAL/ ../Middlewares/HIDOLibrary/Include/ ../Drivers/STM32L0xx_HAL_Driver/Inc/ GPIO.h HIDO_TypeDef.h stm32l0xx_hal.h ¨ ../Core/Inc/ ../Drivers/STM32L0xx_HAL_Driver/Inc/ ../APL/ main.h stm32l0xx_hal.h serial_at_cmd_app.h dw_app.h global_param.h d [ ../HAL/ ../Middlewares/HIDOLibrary/Include/ Uart.h HIDO_TypeDef.h d Y ../Middlewares/HIDOLibrary/Include/ HIDO_Input.h HIDO_TypeDef.h P D C:\Keil_v5\ARM\ARMCC\Bin\..\include\ stdarg.h 8 $ ..\APL\ APL.c x^ ³F3F ì~ 7 ä~!" | ; ª1JÖ [ ' t !~ ü7 v~ l $ ..\APL\ APL.c (^ $ ..\APL\ APL.c Lê Ú%'& & $ ..\APL\ APL.c v Çz{ o D $ ..\APL\ APL.c (j l $ ..\APL\ APL.c ° ç - +} -0 X M ../Core/Inc/ ../Core/Src/stm32l0xx_hal_msp.c main.h d 6 ../Core/Src/stm32l0xx_hal_msp.c Ð ß 6 ../Core/Src/stm32l0xx_hal_msp.c | ¾$ z d 6 ../Core/Src/stm32l0xx_hal_msp.c ì ¯ p 6 ../Core/Src/stm32l0xx_hal_msp.c ( 6 ../Core/Src/stm32l0xx_hal_msp.c P ë$ ! x~+ ¼ 6 ../Core/Src/stm32l0xx_hal_msp.c 0 ¤z%( t%"l.k% 6 ../Core/Src/stm32l0xx_hal_msp.c ¨ Ç$oo!{ "&x!{$"&e<d'{ "& p 6 ../Core/Src/stm32l0xx_hal_msp.c èz !& l 6 ../Core/Src/stm32l0xx_hal_msp.c Lq ù $ 6 ../Core/Src/stm32l0xx_hal_msp.c tq Ø $ ! y+ \ 6 ../Core/Src/stm32l0xx_hal_msp.c À{ Ç T 1 ../Core/Src/stm32l0xx_it.c ¢ à T 1 ../Core/Src/stm32l0xx_it.c Ï Ò T 1 ../Core/Src/stm32l0xx_it.c pÏ Ä T 1 ../Core/Src/stm32l0xx_it.c X¡ ¶ \ 1 ../Core/Src/stm32l0xx_it.c 8h ¦# X 1 ../Core/Src/stm32l0xx_it.c (h X 1 ../Core/Src/stm32l0xx_it.c PÁ L 1 ../Core/Src/stm32l0xx_it.c ° ü L 1 ../Core/Src/stm32l0xx_it.c ȹ ï L 1 ../Core/Src/stm32l0xx_it.c P
|
Ý L 1 ../Core/Src/stm32l0xx_it.c 8©
|
Ï ../Core/Inc/ ../HAL/ ../APL/ ../ExternalDevices/ ../decadriver/ ../algorithm/ ../Core/Src/main.c main.h BSP.h APL.h dw_app.h lis3dh_driver.h dw_driver.h deca_device_api.h global_param.h TrackingDiff.h Flash.h WS2812.h t h ../decadriver/ C:\Keil_v5\ARM\ARMCC\Bin\..\include\ deca_device_api.h stdint.h T I ../Middlewares/HIDOLibrary/Include/ HIDO_TypeDef.h ¨ ../Core/Inc/ ../Drivers/STM32L0xx_HAL_Driver/Inc/ ../APL/ main.h stm32l0xx_hal.h serial_at_cmd_app.h dw_app.h global_param.h ../Drivers/STM32L0xx_HAL_Driver/Inc/ stm32l0xx_hal_uart.h stm32l0xx_hal_def.h stm32l0xx_hal_uart_ex.h ../Drivers/STM32L0xx_HAL_Driver/Inc/ stm32l0xx_hal_tim.h stm32l0xx_hal_def.h stm32l0xx_hal_tim_ex.h p f ../Drivers/STM32L0xx_HAL_Driver/Inc/ stm32l0xx_hal_spi.h stm32l0xx_hal_def.h t h ../Drivers/STM32L0xx_HAL_Driver/Inc/ stm32l0xx_hal_lptim.h stm32l0xx_hal_def.h t k ../Drivers/STM32L0xx_HAL_Driver/Inc/ stm32l0xx_hal_flash_ex.h stm32l0xx_hal_def.h ../Drivers/STM32L0xx_HAL_Driver/Inc/ stm32l0xx_hal_adc.h stm32l0xx_hal_def.h stm32l0xx_hal_adc_ex.h p f ../Drivers/STM32L0xx_HAL_Driver/Inc/ stm32l0xx_hal_dma.h stm32l0xx_hal_def.h ../Drivers/STM32L0xx_HAL_Driver/Inc/ stm32l0xx_hal_gpio.h stm32l0xx_hal_def.h stm32l0xx_hal_gpio_ex.h ../Drivers/STM32L0xx_HAL_Driver/Inc/ stm32l0xx_hal_rcc.h stm32l0xx_hal_def.h stm32l0xx_hal_rcc_ex.h t i ../Drivers/STM32L0xx_HAL_Driver/Inc/ stm32l0xx_hal_rcc_ex.h stm32l0xx_hal_def.h ä Ú ../Drivers/STM32L0xx_HAL_Driver/Inc/ ../Drivers/CMSIS/Device/ST/STM32L0xx/Include/ C:\Keil_v5\ARM\ARMCC\Bin\..\include\ stm32l0xx_hal_def.h stm32l0xx.h Legacy/stm32_hal_legacy.h stddef.h ¤ ../Drivers/CMSIS/Device/ST/STM32L0xx/Include/ ../Drivers/STM32L0xx_HAL_Driver/Inc/ stm32l0xx.h stm32l071xx.h stm32l0xx_hal.h Ð Å ../Drivers/CMSIS/Device/ST/STM32L0xx/Include/ ../Drivers/CMSIS/Include/ C:\Keil_v5\ARM\ARMCC\Bin\..\include\ stm32l071xx.h core_cm0plus.h system_stm32l0xx.h stdint.h ° ¦ ../Drivers/CMSIS/Include/ C:\Keil_v5\ARM\ARMCC\Bin\..\include\ core_cm0plus.h stdint.h cmsis_version.h cmsis_compiler.h mpu_armv7.h P D C:\Keil_v5\ARM\ARMCC\Bin\..\include\ stdint.h | ) ../Core/Src/main.c y ¬~}% ` ) ../Core/Src/main.c § ì ) ../Core/Src/main.c äê ³¤~Ô+
|
| &&,
|
z Ð ) ../Core/Src/main.c \Á ñ(* 4 ~~¾+
|
Ç|}±1
|
Ò|~}¦+
|
Ý| ä ) ../Core/Src/main.c \¦ Ë$ %%}()()5.}..((" && ¨ ) ../Core/Src/main.c ì¥ ¬""y(~ }ü+
|
}ô+
|
} l ) ../Core/Src/main.c ¤§ ~²+
|
Õ} l ) ../Core/Src/main.c Ȩ ¤ }+
|
ø} l ) ../Core/Src/main.c © Ç }ì+
|
~ | ) ../Core/Src/main.c ܧ ê
|
~}Æ+
|
¾~( ä ) ../Core/Src/main.c (¨ -) {$~£+
|
à~+
|
å~%
|
ê~1
|
ï~~7
|
ú~ ¤ U ../Drivers/CMSIS/Include/ ../Core/Src/main.c core_cm0plus.h PÄ ¸Ãz ` ) ../Core/Src/main.c `a ÿ' ¤ ) ../Core/Src/main.c ¬Ô ã(}&
|
) ../Core/Src/main.c °² õ &&'~82\, z ~ ~ &1
|
özq & * H ) ../Core/Src/main.c \ á P , startup_stm32l071xx.s ÔP ø ? } P } P } }$ $ }($ & }& n }( " & P l W S l h R l V Q l U P l T }
|
P P Q }
|
P P Q } , } P Q * U P * T } . } P Q , U P , T }
|
P Q P R } } } X } P
|
V S V Q Q V T P V R } } Q W P V } } 2 }
|
Q
|
2 U P 2 T } } P } }$ }( } J }( P H W S H U R H d Q H V P H T } , } P Q * U P * T } < }
|
P P : T } , } P Q * U P * T } \ } P Z U Q Z V P Z T } 6 } P Q 4 U P 4 T } } P P T } 6 } P Q 4 U P 4 T } } P P T } } S R Q P } } Q U P T } } * }(* , }, . }. 0 }
|
Q
|
0 T P 0 V } V } P T ` T d
|
T V
|
R
|
T U Q T W P T T } } }$ $ }8$ & }$& ( }( * }* , } , æ }8 ¦ P " , P ä P ä T ä R ä Q
|
P
|
ä T } } Q S P R 2 } P 2 Q } } } $ }
|
P P " Q } N } P L U L S L R L Q P L T } H } P F T P F U 4 } ( . P , } P } } P }P R } R T }T X } N R PT X P F TF H Q " U" > W D QR T Q & PR T P } è } B D P P . R Q 4 Q@ h Q Q ¤ Q´ ¸ QÈ Ì Q P ~ T è T } & }& ( } T ( Q S ( R R Q ( P } " }" $ } T $ R R $ Q $ P } R R
|
Q P } } } T S S R Q P } à } . 0 P2 4 P ( R0 4 R Q ( U0 à U P ( T0 à T } 0 }0 2 } S 2 U $ R$ 2 S * Q 2 P } 8 }8 : } " R" : T , S, : R 2 Q : P } 6 }6 8 } S U 8 S * R* 8 U 0 Q 8 P } < }< > } $ R$ > T 0 S0 > R 6 Q > P } D } 6 8 P Q 4 U8 @ U P & T } } h l Q P P B Qr ~ Q P ` Ur ~ U } @ } P> @ P P > U } P } } }
|
S R Q P & } P R } > B Q PP R P P } 2 } P } @ } P> @ P P > U } X }X Z } D RH J R P Q Z P } . } ( * P, . P P , T } ¸ } ( * P¶ ¸ P P ¶ T } P } } } } N \ R B F P B \ R * @ R P @ R R
|
V R ô \ Q Î Ø Q Â Æ P Â Ø Q ° À Q ¢ ¦ P ¢ À Q Q P Q Q t z R t Q \ f Q ô Q è ð R è Q È Ô P 6 V p S2 B S^ d S
|
Q* º Q2 H Q^ | Q Q & P* ´ P2 D P^ j Pt P P P T } } P P } ( } & R Q & P } d } Z ^ T L R U L ^ T P* , P2 4 Pb d P b R b Q b P } ¢ } Q Q v z P v Q l p Q \ ` P N P P ¢ P : R Q P T } } ~ R p t Q t R \ b R N R Q N b R D L R 6 : Q 6 L R , 4 R Q 4 R P P Q } } P P } P } ¨ } ¦ Q P P* , P2 4 P P¦ ¨ P l R @ Q P ¦ T } L } @ F Q 2 : R 2 F Q ( 2 R Q 2 R 8 PF J P P Q }
|
} P P } P } L } < V P P } } " } " R Q " R " P } d } Z ^ T L R U L ^ T P* , P2 4 Pb d P b R b Q b P } Î } Î Ò } È Ì Q º Â R º Ì Q ¨ ® Q R ® Q x R j n Q j R R Q P® À P } Ö } ¾ Æ S ° ´ R ° Æ S S U S h x S Z ^ R Z x S P X S @ D R @ X S & H U $ & R > S P Ô P } Ö } ¾ Æ S ° ´ R ° Æ S S U S h x S Z ^ R Z x S P X S @ D R @ X S $ S P Ô P } Q P }
|
}
|
} * }* . } . 4 }4 8 } 8 v }v z } z } p z Q b j R
|
P* . P4 8 Pv z P H R > Q
|
P * P. 4 P8 h Pz P } , }, . } . ` }` b } Z ^ Q L T R B L R 4 8 Q 4 L R & P. R P } ( }( * } * \ }\ ^ } V Z Q H P R > H R 0 4 Q 0 H R " P* N P } }$ }0 } 4 }04 6 }6 > }0> @ }@ }0 } È }0È Ê }Ê à }0à â } n W Ö W l Ø U P Ø X P2 6 P< @ P PÆ Ê PÞ â P
|
S
|
0 h6 Ø h
|
R
|
h U Q l W W P Þ T } D } > @ PB D P P : T@ B T } p } Pj l Pn p P P n T } F } Î Ô QÔ Ú R T j PÀ Ð PÚ Þ P( 4 P: < P ( P, . P< > PB L P P P¦ ¶ Pú ü P P $ P n | Q ª QÞ Qj QÞ ö Q & Q4 N P P F T } Ê }Ê Ì } Ä P } } Z } Z \ }\ ¶ } ¶ ¸ }¸ È } È Ê } ¨ ¸ Q P ¸ Q Q P Q X \ P´ ¸ PÆ Ê P L \ Q > B P > \ Q ¸ h P Æ T } }$ d }0d f }f n }0n p }p }0 } ¬ }0¬ ® }® ² }0 b f Pl p P Pª ® P L Uf ² U
|
S
|
j hp ¨ h® ² h
|
R
|
² W Q ² V P ² T } ^ }^ ` } L P R > B Q B P R 0 > R " & Q " > R R Q R ` P } Ê } P È T } P } P } P } P } P } P } P } } P P P P R V : Q P T } } ä } ä æ } Þ æ P 4 ª U 2 x Q P V& Æ V P æ T } 2 } 0 P Q 2 U P V } P } ¢ } . P P ¢ P P T } } } , }, . } P* . P P P }
|
P
|
P }
|
P
|
P < } P$ ( P R
|
Q P } T }T V } V Z } " . T > Q 0 P } } L } H P } } } D }D H } PD H P P < P } r } $ & P( * P " S& B S " R& B R Q " \& B \ P " T& r T } $ }$ & } & 0 }0 2 } S . R . Q P& , P } } P } R
|
Q
|
P }
|
P P
|
Q P } Î } ( T* \ W S Ì R Ì Q Ì P } P }P R } & 4 U4 8 V8 D TD F UP ^ U^ ` Vr U V U ¨ V¶ U V D T B S N R N Q N P } t } 0 l T " $ Pr t P Q$ 6 QD r Q Q l V P l U } " }" $ } P } J } 8 > P " $ PD F PH J P P P. > P } 2 } " $ P0 2 P P$ * P. 0 P R . W Q . V
|
P } n } & ( Ph j Pl n P
|
8 U P 8 T } } } P P } } d n P P ® P P R P| ~ PÌ Î P P < Z W
|
V P ~ T } } } } } } â } Þ à P @ B PD F P P P P PÔ Ö Pî ð P P: < P Pà â P ( B VF P V° P Vn V Q ª U P À T } } . } . 0 }0 H } H J }J ª } ª ¬ }¬ Ð } Ð Ò }Ò " } " $ }$ l } l n }n ¨ } ¨ ª }ª ä } ä æ }æ < } < > }> } } À } À Â }Â î } î ð }ð F } F H }H ¾ } ¾ À }À æ } æ è }è } ò } d b h P2 8 P $ Wn W ° WÐ æ W> b Wr W< P T\ W ¼ T â P$ J Ph j P P , 0 PF J P¨ ¬ PÎ Ò P $ Pj n P¦ ª Pâ æ P: > P P¾ Â Pì ð PD H P¼ À Pä P * W0 ü WÂ à P * U0 , U P < TP T¼ æ Tê î T } } P T J Z Pd n Px ~ P , . P6 8 P: < P> @ Pb d Pv x P P > @ P 8 R< J R } P } } } } P T } } } $ } } > } $ & P8 : P< > P P < T } } ( * P, . P P Q T $ P* 2 P } P } Î } 4 p h 2 ² U & ( Pf h PÌ Î P Q ² V P Ê T } > } " P< > P P" $ P( < P P 8 T } Z } P R PT V PX Z P $ P( X P P X T } } H ~ W 2 4 Pr t P P P T } & } P T } ¦ } " P¤ ¦ P U" ¤ U P T } ` } R T P^ ` P * \ V P ^ T } ~ } J z W 2 4 Pp r P| ~ P P | T } Ä } P> @ P P P Ä T } } F }(F H } } } P } V } P F U } T } N P PR T P R P P U } } P * W } H } } 4 } } } P T } & } P T } $ } Q $ T } } } & } } }
|
P } }
|
P } . } & ( P, . P P } } R T
|
Q P } } Q P } $ } P" $ P R " T Q P } } P } } P } è } * @ h" * h & @ W & W & @ UÒ U & @ VÒ V $ @ dÒ d P$ @ TÒ T } * } P T } N } ¦ À V P* À UÞ ü U } D } P } 0 } P 0 T } 2 } } & } Q P } ¶ } P ( T } } S S
|
R R Q P } } R Q P } 8 } 0 S 0 R 0 Q P } } } ( } " Q T$ ( T Q
|
P } 8 } 0 S 0 R 0 Q
|
P } } } 8 } S 8 U R 8 V Q 8 W P 8 T } } } > } P . R } d } } d } } d } } d } } d } } . } } P } } D F P P P 2 T } 2 } } x } } . }
|
P } }
|
P } 4 }
|
P } T } }
|
} Q P } 4 } Q 4 U
|
P
|
4 T } } P } } Q T P } : } P 2 T } } R W Q V
|
P
|
U } } Q P } 4 } Q 4 U
|
P
|
4 T } : } P 2 T } 4 } } X } P X U } R } 6 8 PP R P ( T, P T } X } P R P N U P N W } : } } : } } : } } P } 8 } 2 4 P6 8 P
|
T$ 4 T 4 U 4 V R 4 W Q P } } R Q P } * } * , }, 4 } ( , P2 4 P Q , T P } P } } P } } }( } Ô }( PÒ Ô P X ´ XÐ Ð X R À U Q d ´ d P $ P } v }
|
U@ L Uh v U Q V@ L Vh r V P } R } H TL P T P QL P Q } } Qz ~ Q Pz ~ P } > } ( P8 < P P R8 < R } n } P U4 > UL j U } } P P Q T2 8 Tf j T P V2 8 Vf j Vx V } & } P$ & P Q " U
|
P } 4 } P } F } F S F R Q . \ * P } D } S D \ D R Q * S ( P } P } } } P } p } }
|
} } } P } } P } } P } } } F } F H } } 6 } P4 6 P Q 4 T P 4 U }
|
P P }
|
P P R Q P }
|
} } } } Â } } | } < t T < t U & P }
|
} } Z } P } } } } } D }à D F } F H }H J }J L } } } } } , }(, . } } } } } } R Q P } } > } > @ } }
|
P P } P } } } R Q P } } } l } 0 P4 F P } } b }à b d }d }à ´ Þ W ` d P P : V P : T Q : R R Q P Q d V
|
P
|
d U }
|
P P R Q P } @ }
|
< U T< @ T } } } " } P } ( } } } } } } } B } B D } } } P P Q P } } } } } } } < } P: < P } } } } P T } } } * }* , }, . }. 0 } } } P } @ } * , P } 6 } ( * P } Q P } 6 } } ¦ } P } } Q P } ¾ } P U º U } } D } } ´ }´ ¶ } ¶ º } } } }À } F h Wl W ¦ R ¤ Q ´ S D Xn ê Xî X® 0 X Æ XÎ x X¬ Ê X } } P $ P Q 0 Q ¾ WÂ W 8 W W } } * }8* , }, }8 " T T }
|
}$
|
H }(H J } S J V R J d Q P J U } ú } p T } } P P R T } } & } P } & } P } } } ú } 6 J V \ P¤ ¬ P } p } 6 L P $ Q P p T } L } } z } } } Q P } , } } b } } 0 } ( P, . P P. 0 P 4 } . 0 P2 4 P } } } ` } } . } }
|
} } . } } . } } . } } N } P } T } . 0 PR T P P } } ^ ` P P 4 < P Q P } T } . 0 PR T P P } T } . 0 PR T P P } B } . 0 P@ B P
|
Q
|
P } B } . 0 P@ B P
|
Q
|
P } } 4 } . 0 P2 4 P
|
P } } }
|
} } ü } ò ô P } : } } j } } : } P } } N } } P } } @ } @ B } P > T } P } } P } } L } L N } P J T } b } P } } }0 } Ò }0 P T } & } P } } P } } F } F H } P D T } }
|
} }
|
} }
|
} }
|
} } } } } } } } } } } : } } } À } } } ¦ }ð ¦ ¨ } } } }0 } } d } } . } } 0 } } 0 } } D } } } }0 } } & } } " } } ^ } } } ~ }0~ } } } _HIDO_ATLITE_H_ &AT_READ_CHAR_LF 0x0A 'AT_READ_CHAR_CR 0x0D YHIDO_AT_LITE_MAX_CMD_COUNT 64 ZHIDO_AT_LITE_MATCH_FLAG_SET 0x01 [HIDO_AT_LITE_MATCH_FLAG_CLEAR 0x00 \HIDO_AT_LITE_MATCH_END_CHAR '\0' _HIDO_FSM_H_ HIDO_FSM_DECLARE(name) extern HIDO_FSMStruct g_stFSM ## name HIDO_FSM_STATE_EXTERN(name) extern const HIDO_StateStruct g_stState ## name HIDO_FSM_DECLARE_IMPLEMENT(name) HIDO_FSMStruct g_stFSM ## name = { HIDO_NULL }; HIDO_FSM_STATE_DECLARE(name) extern const HIDO_StateStruct g_stState ## name; HIDO_INT32 name ## Proc(HIDO_FSMStruct *_pstFSM, HIDO_UINT32 _u32Event, void *_pArg); !HIDO_FSM_DETACHED_STATE(name) extern HIDO_StateStruct g_stState ## name; HIDO_INT32 name ## Proc(HIDO_FSMStruct *_pstFSM, HIDO_UINT32 _u32Event, void *_pArg); &HIDO_FSM_STATE_FULL_DECLARE(parent,name) HIDO_FSM_STATE_DECLARE(name) (HIDO_FSM_STATE_IMPLEMENT(name,parent,init) const HIDO_StateStruct g_stState ## name = { #name, parent, init, name ## Proc }; HIDO_INT32 name ## Proc(HIDO_FSMStruct *_pstFSM, HIDO_UINT32 _u32Event, void *_pArg) -HIDO_FSM_DETACHED_STATE_IMPLEMENT(name,parent,init) HIDO_StateStruct g_stState ## name = { #name, parent, init, name ## Proc }; HIDO_INT32 name ## Proc(HIDO_FSMStruct *_pstFSM, HIDO_UINT32 _u32Event, void *_pArg) 1HIDO_FSM_DETACHED_STATE_SETTLE(name,parent,init) g_stState ## name.m_pstParent = (parent); g_stState ## name.m_pstInit = (init); 5HIDO_FSM(name) (&g_stFSM ## name) 6HIDO_FSM_STATE(name) (&g_stState ## name) 8HIDO_EVENT_ENTRY 0 9HIDO_EVENT_EXIT 1 :HIDO_EVENT_ENTRY_NAME "EVENT_ENTRY" ;HIDO_EVENT_EXIT_NAME "EVENT_EXIT" =HIDO_EVENT_OK 0 >HIDO_EVENT_NO_PROC 1 ?HIDO_STATE_MAX_DEPTH 10 pHIDO_FSM_DBG_FLAG_OFF 0 qHIDO_FSM_DBG_FLAG_ON 1 IDLE 0 STATE_RECV_1B 1 STATE_RECV_R5B 2 STATE_RECV_R33 3 FIN 4 EVENT_KEY_CHAR 1 EVENT_KEY_ENTER 2 EVENT_KEY_DIR_UP 3 EVENT_KEY_DIR_DOWN 4 EVENT_KEY_DIR_LEFT 5 !EVENT_KEY_DIR_RIGHT 6 "EVENT_KEY_BACKSPACE 7 #EVENT_KEY_DELETE 8 $EVENT_KEY_TABLE 9 &STATE_INPUT 0 'STATE_HISTORY 1 _HIDO_SHELL_H_ SHELL_CMD_MAX_COUNT 80 HIDO_ShellPrintf(__VA_ARGS__...) { if(HIDO_ShellGetInput() != HIDO_NULL && (HIDO_ShellGetInput()->m_fnPrintf) != HIDO_NULL) { HIDO_ShellGetInput()->m_fnPrintf(__VA_ARGS__); }} _INPUT_H_ CMD_LENGTH 100 HISTORY_MAX_NUM 10 _VLQUEUE_H_ _BASEQUEUE_H_ _ARRARY_QUEUE_H_ HIDO_TYPEDEF_H_ NULL 0 HIDO_NULL 0 HIDO_OK 0 HIDO_ERR -1 HIDO_OFFSET_OF(type,member) ((HIDO_UINT32) &((type *)0)->member) HIDO_ARRARY_COUNT(arrary) (sizeof(arrary)/sizeof((arrary)[0])) HIDO_ASSERT(bool) while(!(bool)){} DHIDO_DEFINE_BYTE_ARRARY(name,size) HIDO_UINT8 (__ ## name ## Buffer)[(size)]; HIDO_ByteArraryStruct (name) = { (size), 0, __ ## name ## Buffer } _HIDO_UTIL_H_ _HIDO_TIMER_H_ HIDO_TIMER_TICK_S(s) ((s) * 1000) HIDO_TIMER_TICK_MS(ms) ((ms)) HIDO_TIMER_TYPE_ONCE 0 HIDO_TIMER_TYPE_LOOP 1 HIDO_TIMER_ID_MAX_CNT 32 HIDO_TYPEDEF_H_ HIDO_NULL 0 HIDO_OK 0 HIDO_ERR -1 HIDO_OFFSET_OF(type,member) ((HIDO_UINT32) &((type *)0)->member) HIDO_ARRARY_COUNT(arrary) (sizeof(arrary)/sizeof((arrary)[0])) HIDO_ASSERT(bool) while(!(bool)){} DHIDO_DEFINE_BYTE_ARRARY(name,size) HIDO_UINT8 (__ ## name ## Buffer)[(size)]; HIDO_ByteArraryStruct (name) = { (size), 0, __ ## name ## Buffer } __CMSIS_ARMCC_H $__ARM_ARCH_6M__ 1 >__STATIC_FORCEINLINE static __forceinline A__NO_RETURN __declspec(noreturn) D__USED __attribute__((used)) G__WEAK __attribute__((weak)) J__PACKED __attribute__((packed)) M__PACKED_STRUCT __packed struct P__PACKED_UNION __packed union S__UNALIGNED_UINT32(x) (*((__packed uint32_t *)(x))) V__UNALIGNED_UINT16_WRITE(addr,val) ((*((__packed uint16_t *)(addr))) = (val)) Y__UNALIGNED_UINT16_READ(addr) (*((const __packed uint16_t *)(addr))) \__UNALIGNED_UINT32_WRITE(addr,val) ((*((__packed uint32_t *)(addr))) = (val)) ___UNALIGNED_UINT32_READ(addr) (*((const __packed uint32_t *)(addr))) b__ALIGNED(x) __attribute__((aligned(x))) e__RESTRICT __restrict __NOP __nop __WFI __wfi __WFE __wfe __SEV __sev ¢__ISB() do { __schedule_barrier(); __isb(0xF); __schedule_barrier(); } while (0U) __DSB() do { __schedule_barrier(); __dsb(0xF); __schedule_barrier(); } while (0U) ¸__DMB() do { __schedule_barrier(); __dmb(0xF); __schedule_barrier(); } while (0U) Å__REV __rev í__ROR __ror ÷__BKPT(value) __breakpoint(value) __CLZ __clz HIDO_TYPEDEF_H_ NULL 0 HIDO_NULL 0 HIDO_OK 0 HIDO_ERR -1 HIDO_OFFSET_OF(type,member) ((HIDO_UINT32) &((type *)0)->member) HIDO_ARRARY_COUNT(arrary) (sizeof(arrary)/sizeof((arrary)[0])) HIDO_ASSERT(bool) while(!(bool)){} DHIDO_DEFINE_BYTE_ARRARY(name,size) HIDO_UINT8 (__ ## name ## Buffer)[(size)]; HIDO_ByteArraryStruct (name) = { (size), 0, __ ## name ## Buffer } /TUSER_VECT_TAB_ADDRESS `VECT_TAB_BASE_ADDRESS FLASH_BASE bVECT_TAB_OFFSET 0x00005000U # µ ÐáSPI_DEFAULT_TIMEOUT 100U âSPI_BSY_FLAG_WORKAROUND_TIMEOUT 1000U & °USART_CR1_FIELDS ((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8)) ³USART_CR3_FIELDS ((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT)) ¶LPUART_BRR_MIN 0x00000300U ·LPUART_BRR_MAX 0x000FFFFFU ¹UART_BRR_MIN 0x10U ºUART_BRR_MAX 0x0000FFFFU ±TIMEOUT 1000UL __CORE_CM0PLUS_H_GENERIC "?B__CM0PLUS_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN) C__CM0PLUS_CMSIS_VERSION_SUB (__CM_CMSIS_VERSION_SUB) D__CM0PLUS_CMSIS_VERSION ((__CM0PLUS_CMSIS_VERSION_MAIN << 16U) | __CM0PLUS_CMSIS_VERSION_SUB ) G__CORTEX_M (0U) L__FPU_USED 0U s__CORE_CM0PLUS_H_DEPENDANT ¬__I volatile const ®__O volatile ¯__IO volatile ²__IM volatile const ³__OM volatile ´__IOM volatile àAPSR_N_Pos 31U áAPSR_N_Msk (1UL << APSR_N_Pos) ãAPSR_Z_Pos 30U äAPSR_Z_Msk (1UL << APSR_Z_Pos) æAPSR_C_Pos 29U çAPSR_C_Msk (1UL << APSR_C_Pos) éAPSR_V_Pos 28U êAPSR_V_Msk (1UL << APSR_V_Pos) ûIPSR_ISR_Pos 0U üIPSR_ISR_Msk (0x1FFUL ) xPSR_N_Pos 31U xPSR_N_Msk (1UL << xPSR_N_Pos) xPSR_Z_Pos 30U xPSR_Z_Msk (1UL << xPSR_Z_Pos) xPSR_C_Pos 29U xPSR_C_Msk (1UL << xPSR_C_Pos) xPSR_V_Pos 28U xPSR_V_Msk (1UL << xPSR_V_Pos) xPSR_T_Pos 24U xPSR_T_Msk (1UL << xPSR_T_Pos) ¢xPSR_ISR_Pos 0U £xPSR_ISR_Msk (0x1FFUL ) µCONTROL_SPSEL_Pos 1U ¶CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos) ¸CONTROL_nPRIV_Pos 0U ¹CONTROL_nPRIV_Msk (1UL ) õSCB_CPUID_IMPLEMENTER_Pos 24U öSCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) øSCB_CPUID_VARIANT_Pos 20U ùSCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) ûSCB_CPUID_ARCHITECTURE_Pos 16U üSCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) þSCB_CPUID_PARTNO_Pos 4U ÿSCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) SCB_CPUID_REVISION_Pos 0U SCB_CPUID_REVISION_Msk (0xFUL )
SCB_ICSR_NMIPENDSET_Pos 31U SCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos) SCB_ICSR_PENDSVSET_Pos 28U SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) SCB_ICSR_PENDSVCLR_Pos 27U SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) SCB_ICSR_PENDSTSET_Pos 26U SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) SCB_ICSR_PENDSTCLR_Pos 25U SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) SCB_ICSR_ISRPREEMPT_Pos 23U SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) SCB_ICSR_ISRPENDING_Pos 22U SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) SCB_ICSR_VECTPENDING_Pos 12U SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) SCB_ICSR_VECTACTIVE_Pos 0U SCB_ICSR_VECTACTIVE_Msk (0x1FFUL ) ¢SCB_VTOR_TBLOFF_Pos 8U £SCB_VTOR_TBLOFF_Msk (0xFFFFFFUL << SCB_VTOR_TBLOFF_Pos) §SCB_AIRCR_VECTKEY_Pos 16U ¨SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) ªSCB_AIRCR_VECTKEYSTAT_Pos 16U «SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) SCB_AIRCR_ENDIANESS_Pos 15U ®SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) °SCB_AIRCR_SYSRESETREQ_Pos 2U ±SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) ³SCB_AIRCR_VECTCLRACTIVE_Pos 1U ´SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) ·SCB_SCR_SEVONPEND_Pos 4U ¸SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) ºSCB_SCR_SLEEPDEEP_Pos 2U »SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) ½SCB_SCR_SLEEPONEXIT_Pos 1U ¾SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) ÁSCB_CCR_STKALIGN_Pos 9U ÂSCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos) ÄSCB_CCR_UNALIGN_TRP_Pos 3U ÅSCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) ÈSCB_SHCSR_SVCALLPENDED_Pos 15U ÉSCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) áSysTick_CTRL_COUNTFLAG_Pos 16U âSysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) äSysTick_CTRL_CLKSOURCE_Pos 2U åSysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) çSysTick_CTRL_TICKINT_Pos 1U èSysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) êSysTick_CTRL_ENABLE_Pos 0U ëSysTick_CTRL_ENABLE_Msk (1UL ) îSysTick_LOAD_RELOAD_Pos 0U ïSysTick_LOAD_RELOAD_Msk (0xFFFFFFUL ) òSysTick_VAL_CURRENT_Pos 0U óSysTick_VAL_CURRENT_Msk (0xFFFFFFUL ) öSysTick_CALIB_NOREF_Pos 31U ÷SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) ùSysTick_CALIB_SKEW_Pos 30U úSysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) üSysTick_CALIB_TENMS_Pos 0U ýSysTick_CALIB_TENMS_Msk (0xFFFFFFUL ) MPU_TYPE_RALIASES 1U MPU_TYPE_IREGION_Pos 16U MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos) MPU_TYPE_DREGION_Pos 8U MPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos) MPU_TYPE_SEPARATE_Pos 0U MPU_TYPE_SEPARATE_Msk (1UL ) ¢MPU_CTRL_PRIVDEFENA_Pos 2U £MPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos) ¥MPU_CTRL_HFNMIENA_Pos 1U ¦MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos) ¨MPU_CTRL_ENABLE_Pos 0U ©MPU_CTRL_ENABLE_Msk (1UL ) ¬MPU_RNR_REGION_Pos 0U MPU_RNR_REGION_Msk (0xFFUL ) °MPU_RBAR_ADDR_Pos 8U ±MPU_RBAR_ADDR_Msk (0xFFFFFFUL << MPU_RBAR_ADDR_Pos) ³MPU_RBAR_VALID_Pos 4U ´MPU_RBAR_VALID_Msk (1UL << MPU_RBAR_VALID_Pos) ¶MPU_RBAR_REGION_Pos 0U ·MPU_RBAR_REGION_Msk (0xFUL ) ºMPU_RASR_ATTRS_Pos 16U »MPU_RASR_ATTRS_Msk (0xFFFFUL << MPU_RASR_ATTRS_Pos) ½MPU_RASR_XN_Pos 28U ¾MPU_RASR_XN_Msk (1UL << MPU_RASR_XN_Pos) ÀMPU_RASR_AP_Pos 24U ÁMPU_RASR_AP_Msk (0x7UL << MPU_RASR_AP_Pos) ÃMPU_RASR_TEX_Pos 19U ÄMPU_RASR_TEX_Msk (0x7UL << MPU_RASR_TEX_Pos) ÆMPU_RASR_S_Pos 18U ÇMPU_RASR_S_Msk (1UL << MPU_RASR_S_Pos) ÉMPU_RASR_C_Pos 17U ÊMPU_RASR_C_Msk (1UL << MPU_RASR_C_Pos) ÌMPU_RASR_B_Pos 16U ÍMPU_RASR_B_Msk (1UL << MPU_RASR_B_Pos) ÏMPU_RASR_SRD_Pos 8U ÐMPU_RASR_SRD_Msk (0xFFUL << MPU_RASR_SRD_Pos) ÒMPU_RASR_SIZE_Pos 1U ÓMPU_RASR_SIZE_Msk (0x1FUL << MPU_RASR_SIZE_Pos) ÕMPU_RASR_ENABLE_Pos 0U ÖMPU_RASR_ENABLE_Msk (1UL ) ó_VAL2FLD(field,value) (((uint32_t)(value) << field ## _Pos) & field ## _Msk) û_FLD2VAL(field,value) (((uint32_t)(value) & field ## _Msk) >> field ## _Pos) SCS_BASE (0xE000E000UL) SysTick_BASE (SCS_BASE + 0x0010UL) NVIC_BASE (SCS_BASE + 0x0100UL) SCB_BASE (SCS_BASE + 0x0D00UL) SCB ((SCB_Type *) SCB_BASE ) SysTick ((SysTick_Type *) SysTick_BASE ) NVIC ((NVIC_Type *) NVIC_BASE ) MPU_BASE (SCS_BASE + 0x0D90UL) MPU ((MPU_Type *) MPU_BASE ) µNVIC_SetPriorityGrouping __NVIC_SetPriorityGrouping ¶NVIC_GetPriorityGrouping __NVIC_GetPriorityGrouping ·NVIC_EnableIRQ __NVIC_EnableIRQ ¸NVIC_GetEnableIRQ __NVIC_GetEnableIRQ ¹NVIC_DisableIRQ __NVIC_DisableIRQ ºNVIC_GetPendingIRQ __NVIC_GetPendingIRQ »NVIC_SetPendingIRQ __NVIC_SetPendingIRQ ¼NVIC_ClearPendingIRQ __NVIC_ClearPendingIRQ ¾NVIC_SetPriority __NVIC_SetPriority ¿NVIC_GetPriority __NVIC_GetPriority ÀNVIC_SystemReset __NVIC_SystemReset ÉNVIC_SetVector __NVIC_SetVector ÊNVIC_GetVector __NVIC_GetVector ÍNVIC_USER_IRQ_OFFSET 16 ÑEXC_RETURN_HANDLER (0xFFFFFFF1UL) ÒEXC_RETURN_THREAD_MSP (0xFFFFFFF9UL) ÓEXC_RETURN_THREAD_PSP (0xFFFFFFFDUL) Ø_BIT_SHIFT(IRQn) ( ((((uint32_t)(int32_t)(IRQn)) ) & 0x03UL) * 8UL) Ù_SHP_IDX(IRQn) ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >> 2UL) ) Ú_IP_IDX(IRQn) ( (((uint32_t)(int32_t)(IRQn)) >> 2UL) ) Ü__NVIC_SetPriorityGrouping(X) (void)(X) Ý__NVIC_GetPriorityGrouping() (0U) ë U oGPIO_NUMBER (16U) 1 __STM32L0xx_HAL_FLASH_H (FLASH_TIMEOUT_VALUE (50000U) )FLASH_SIZE_DATA_REGISTER FLASHSIZE_BASE 2IS_FLASH_TYPEPROGRAM(_VALUE_) ((_VALUE_) == FLASH_TYPEPROGRAM_WORD) 4IS_FLASH_LATENCY(__LATENCY__) (((__LATENCY__) == FLASH_LATENCY_0) || ((__LATENCY__) == FLASH_LATENCY_1)) jHAL_FLASH_ERROR_NONE 0x00U kHAL_FLASH_ERROR_PGA 0x01U lHAL_FLASH_ERROR_WRP 0x02U mHAL_FLASH_ERROR_OPTV 0x04U nHAL_FLASH_ERROR_SIZE 0x08U oHAL_FLASH_ERROR_RD 0x10U pHAL_FLASH_ERROR_FWWERR 0x20U qHAL_FLASH_ERROR_NOTZERO 0x40U {FLASH_SIZE (uint32_t)((*((uint32_t *)FLASHSIZE_BASE)&0xFFFF) * 1024U) |FLASH_PAGE_SIZE (128U) ~FLASH_END (FLASH_BASE + FLASH_SIZE - 1) FLASH_BANK2_BASE (FLASH_BASE + (FLASH_SIZE >> 1)) FLASH_BANK1_END (FLASH_BANK2_BASE - 1) FLASH_BANK2_END (FLASH_END) FLASH_TYPEPROGRAM_WORD (0x02U) FLASH_LATENCY_0 (0x00000000U) FLASH_LATENCY_1 FLASH_ACR_LATENCY ¡FLASH_IT_EOP FLASH_PECR_EOPIE ¢FLASH_IT_ERR FLASH_PECR_ERRIE «FLASH_FLAG_BSY FLASH_SR_BSY ¬FLASH_FLAG_EOP FLASH_SR_EOP FLASH_FLAG_ENDHV FLASH_SR_HVOFF ®FLASH_FLAG_READY FLASH_SR_READY ¯FLASH_FLAG_WRPERR FLASH_SR_WRPERR °FLASH_FLAG_PGAERR FLASH_SR_PGAERR ±FLASH_FLAG_SIZERR FLASH_SR_SIZERR ²FLASH_FLAG_OPTVERR FLASH_SR_OPTVERR ³FLASH_FLAG_RDERR FLASH_SR_RDERR ´FLASH_FLAG_FWWERR FLASH_SR_FWWERR µFLASH_FLAG_NOTZEROERR FLASH_SR_NOTZEROERR ¿FLASH_PDKEY1 (0x04152637U) ÀFLASH_PDKEY2 (0xFAFBFCFDU) ÃFLASH_PEKEY1 (0x89ABCDEFU) ÄFLASH_PEKEY2 (0x02030405U) ÈFLASH_PRGKEY1 (0x8C9DAEBFU) ÉFLASH_PRGKEY2 (0x13141516U) ÌFLASH_OPTKEY1 (0xFBEAD9C8U) ÍFLASH_OPTKEY2 (0x24252627U) ò__HAL_FLASH_ENABLE_IT(__INTERRUPT__) SET_BIT((FLASH->PECR), (__INTERRUPT__)) ü__HAL_FLASH_DISABLE_IT(__INTERRUPT__) CLEAR_BIT((FLASH->PECR), (uint32_t)(__INTERRUPT__)) __HAL_FLASH_GET_FLAG(__FLAG__) (((FLASH->SR) & (__FLAG__)) == (__FLAG__)) __HAL_FLASH_CLEAR_FLAG(__FLAG__) ((FLASH->SR) = (__FLAG__)) ª« __CMSIS_ARMCC_H $__ARM_ARCH_6M__ 1 5__ASM __asm 8__INLINE __inline ;__STATIC_INLINE static __inline >__STATIC_FORCEINLINE static __forceinline A__NO_RETURN __declspec(noreturn) D__USED __attribute__((used)) G__WEAK __attribute__((weak)) J__PACKED __attribute__((packed)) M__PACKED_STRUCT __packed struct P__PACKED_UNION __packed union S__UNALIGNED_UINT32(x) (*((__packed uint32_t *)(x))) V__UNALIGNED_UINT16_WRITE(addr,val) ((*((__packed uint16_t *)(addr))) = (val)) Y__UNALIGNED_UINT16_READ(addr) (*((const __packed uint16_t *)(addr))) \__UNALIGNED_UINT32_WRITE(addr,val) ((*((__packed uint32_t *)(addr))) = (val)) ___UNALIGNED_UINT32_READ(addr) (*((const __packed uint32_t *)(addr))) b__ALIGNED(x) __attribute__((aligned(x))) e__RESTRICT __restrict __NOP __nop __WFI __wfi __WFE __wfe __SEV __sev ¢__ISB() do { __schedule_barrier(); __isb(0xF); __schedule_barrier(); } while (0U) __DSB() do { __schedule_barrier(); __dsb(0xF); __schedule_barrier(); } while (0U) ¸__DMB() do { __schedule_barrier(); __dmb(0xF); __schedule_barrier(); } while (0U) Å__REV __rev í__ROR __ror ÷__BKPT(value) __breakpoint(value) __CLZ __clz >RMCO1_CLK_ENABLE() __HAL_RCC_GPIOA_CLK_ENABLE() SMCO1_GPIO_PORT GPIOA TMCO1_PIN GPIO_PIN_8 VMCO2_CLK_ENABLE() __HAL_RCC_GPIOA_CLK_ENABLE() WMCO2_GPIO_PORT GPIOA XMCO2_PIN GPIO_PIN_9 [MCO3_CLK_ENABLE() __HAL_RCC_GPIOB_CLK_ENABLE() \MCO3_GPIO_PORT GPIOB ]MCO3_PIN GPIO_PIN_13 $<__STM32L0xx_HAL_VERSION_MAIN (0x01U) =__STM32L0xx_HAL_VERSION_SUB1 (0x0AU) >__STM32L0xx_HAL_VERSION_SUB2 (0x06U) ?__STM32L0xx_HAL_VERSION_RC (0x00U) @__STM32L0xx_HAL_VERSION ((__STM32L0xx_HAL_VERSION_MAIN << 24U) |(__STM32L0xx_HAL_VERSION_SUB1 << 16U) |(__STM32L0xx_HAL_VERSION_SUB2 << 8U ) |(__STM32L0xx_HAL_VERSION_RC)) EIDCODE_DEVID_MASK (0x00000FFFU) __STM32L0xx_HAL_H ?SYSCFG_BOOT_MAINFLASH (0x00000000U) @SYSCFG_BOOT_SYSTEMFLASH SYSCFG_CFGR1_BOOT_MODE_0 ASYSCFG_BOOT_SRAM SYSCFG_CFGR1_BOOT_MODE JDBGMCU_SLEEP DBGMCU_CR_DBG_SLEEP KDBGMCU_STOP DBGMCU_CR_DBG_STOP LDBGMCU_STANDBY DBGMCU_CR_DBG_STANDBY MIS_DBGMCU_PERIPH(__PERIPH__) ((((__PERIPH__) & (~(DBGMCU_CR_DBG))) == 0x00U) && ((__PERIPH__) != 0x00U)) kSYSCFG_VREFINT_OUT_NONE (0x00000000U) lSYSCFG_VREFINT_OUT_PB0 SYSCFG_CFGR3_VREF_OUT_0 mSYSCFG_VREFINT_OUT_PB1 SYSCFG_CFGR3_VREF_OUT_1 nSYSCFG_VREFINT_OUT_PB0_PB1 SYSCFG_CFGR3_VREF_OUT pIS_SYSCFG_VREFINT_OUT_SELECT(OUTPUT) (((OUTPUT) == SYSCFG_VREFINT_OUT_NONE) || ((OUTPUT) == SYSCFG_VREFINT_OUT_PB0) || ((OUTPUT) == SYSCFG_VREFINT_OUT_PB1) || ((OUTPUT) == SYSCFG_VREFINT_OUT_PB0_PB1)) {SYSCFG_FLAG_VREFINT_READY SYSCFG_CFGR3_VREFINT_RDYF }IS_SYSCFG_FLAG(FLAG) ((FLAG) == SYSCFG_FLAG_VREFINT_READY)) SYSCFG_FASTMODEPLUS_PB6 SYSCFG_CFGR2_I2C_PB6_FMP SYSCFG_FASTMODEPLUS_PB7 SYSCFG_CFGR2_I2C_PB7_FMP SYSCFG_FASTMODEPLUS_PB8 SYSCFG_CFGR2_I2C_PB8_FMP SYSCFG_FASTMODEPLUS_PB9 SYSCFG_CFGR2_I2C_PB9_FMP IS_SYSCFG_FASTMODEPLUS(PIN) ((((PIN) & (SYSCFG_FASTMODEPLUS_PB6)) == SYSCFG_FASTMODEPLUS_PB6) || (((PIN) & (SYSCFG_FASTMODEPLUS_PB7)) == SYSCFG_FASTMODEPLUS_PB7) || (((PIN) & (SYSCFG_FASTMODEPLUS_PB8)) == SYSCFG_FASTMODEPLUS_PB8) || (((PIN) & (SYSCFG_FASTMODEPLUS_PB9)) == SYSCFG_FASTMODEPLUS_PB9) ) «__HAL_DBGMCU_FREEZE_TIM2() SET_BIT(DBGMCU->APB1FZ,DBGMCU_APB1_FZ_DBG_TIM2_STOP) ¬__HAL_DBGMCU_UNFREEZE_TIM2() CLEAR_BIT(DBGMCU->APB1FZ,DBGMCU_APB1_FZ_DBG_TIM2_STOP) ³__HAL_DBGMCU_FREEZE_TIM3() SET_BIT(DBGMCU->APB1FZ,DBGMCU_APB1_FZ_DBG_TIM3_STOP) ´__HAL_DBGMCU_UNFREEZE_TIM3() CLEAR_BIT(DBGMCU->APB1FZ,DBGMCU_APB1_FZ_DBG_TIM3_STOP) »__HAL_DBGMCU_FREEZE_TIM6() SET_BIT(DBGMCU->APB1FZ, DBGMCU_APB1_FZ_DBG_TIM6_STOP) ¼__HAL_DBGMCU_UNFREEZE_TIM6() CLEAR_BIT(DBGMCU->APB1FZ, DBGMCU_APB1_FZ_DBG_TIM6_STOP) Ã__HAL_DBGMCU_FREEZE_TIM7() SET_BIT(DBGMCU->APB1FZ, DBGMCU_APB1_FZ_DBG_TIM7_STOP) Ä__HAL_DBGMCU_UNFREEZE_TIM7() CLEAR_BIT(DBGMCU->APB1FZ, DBGMCU_APB1_FZ_DBG_TIM7_STOP) Ë__HAL_DBGMCU_FREEZE_RTC() SET_BIT(DBGMCU->APB1FZ, DBGMCU_APB1_FZ_DBG_RTC_STOP) Ì__HAL_DBGMCU_UNFREEZE_RTC() CLEAR_BIT(DBGMCU->APB1FZ, DBGMCU_APB1_FZ_DBG_RTC_STOP) Ó__HAL_DBGMCU_FREEZE_WWDG() SET_BIT(DBGMCU->APB1FZ, DBGMCU_APB1_FZ_DBG_WWDG_STOP) Ô__HAL_DBGMCU_UNFREEZE_WWDG() CLEAR_BIT(DBGMCU->APB1FZ, DBGMCU_APB1_FZ_DBG_WWDG_STOP) Û__HAL_DBGMCU_FREEZE_IWDG() SET_BIT(DBGMCU->APB1FZ, DBGMCU_APB1_FZ_DBG_IWDG_STOP) Ü__HAL_DBGMCU_UNFREEZE_IWDG() CLEAR_BIT(DBGMCU->APB1FZ, DBGMCU_APB1_FZ_DBG_IWDG_STOP) ã__HAL_DBGMCU_FREEZE_I2C1_TIMEOUT() SET_BIT(DBGMCU->APB1FZ, DBGMCU_APB1_FZ_DBG_I2C1_STOP) ä__HAL_DBGMCU_UNFREEZE_I2C1_TIMEOUT_DBGMCU() CLEAR_BIT(DBGMCU->APB1FZ, DBGMCU_APB1_FZ_DBG_I2C1_STOP) ë__HAL_DBGMCU_FREEZE_I2C2_TIMEOUT_DBGMCU() SET_BIT(DBGMCU->APB1FZ, DBGMCU_APB1_FZ_DBG_I2C2_STOP) ì__HAL_DBGMCU_UNFREEZE_I2C2_TIMEOUT_DBGMCU() CLEAR_BIT(DBGMCU->APB1FZ, DBGMCU_APB1_FZ_DBG_I2C2_STOP) ó__HAL_DBGMCU_FREEZE_I2C3_TIMEOUT() SET_BIT(DBGMCU->APB1FZ, DBGMCU_APB1_FZ_DBG_I2C3_STOP) ô__HAL_DBGMCU_UNFREEZE_I2C3_TIMEOUT() CLEAR_BIT(DBGMCU->APB1FZ, DBGMCU_APB1_FZ_DBG_I2C3_STOP) û__HAL_DBGMCU_FREEZE_LPTIMER() SET_BIT(DBGMCU->APB1FZ ,DBGMCU_APB1_FZ_DBG_LPTIMER_STOP) ü__HAL_DBGMCU_UNFREEZE_LPTIMER() CLEAR_BIT(DBGMCU->APB1FZ ,DBGMCU_APB1_FZ_DBG_LPTIMER_STOP) __HAL_DBGMCU_FREEZE_TIM22() SET_BIT(DBGMCU->APB2FZ, DBGMCU_APB2_FZ_DBG_TIM22_STOP) __HAL_DBGMCU_UNFREEZE_TIM22() CLEAR_BIT(DBGMCU->APB2FZ, DBGMCU_APB2_FZ_DBG_TIM22_STOP) __HAL_DBGMCU_FREEZE_TIM21() SET_BIT(DBGMCU->APB2FZ, DBGMCU_APB2_FZ_DBG_TIM21_STOP) __HAL_DBGMCU_UNFREEZE_TIM21() CLEAR_BIT(DBGMCU->APB2FZ, DBGMCU_APB2_FZ_DBG_TIM21_STOP) __HAL_SYSCFG_REMAPMEMORY_FLASH() CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_MEM_MODE) __HAL_SYSCFG_REMAPMEMORY_SYSTEMFLASH() MODIFY_REG(SYSCFG->CFGR1, SYSCFG_CFGR1_MEM_MODE, SYSCFG_CFGR1_MEM_MODE_0) __HAL_SYSCFG_REMAPMEMORY_SRAM() MODIFY_REG(SYSCFG->CFGR1, SYSCFG_CFGR1_MEM_MODE, SYSCFG_CFGR1_MEM_MODE_0 | SYSCFG_CFGR1_MEM_MODE_1) £__HAL_SYSCFG_DBG_LP_CONFIG(__DBGLPMODE__) do {assert_param(IS_DBGMCU_PERIPH(__DBGLPMODE__)); MODIFY_REG(DBGMCU->CR, DBGMCU_CR_DBG, (__DBGLPMODE__)); } while (0) Ë__HAL_SYSCFG_GET_BOOT_MODE() READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_BOOT_MODE) Ó__HAL_SYSCFG_GET_FLAG(__FLAG__) (((SYSCFG->CFGR3) & (__FLAG__)) == (__FLAG__)) Ü__HAL_SYSCFG_FASTMODEPLUS_ENABLE(__FASTMODEPLUS__) do {assert_param(IS_SYSCFG_FASTMODEPLUS((__FASTMODEPLUS__))); SET_BIT(SYSCFG->CFGR2, (__FASTMODEPLUS__)); }while(0) æ__HAL_SYSCFG_FASTMODEPLUS_DISABLE(__FASTMODEPLUS__) do {assert_param(IS_SYSCFG_FASTMODEPLUS((__FASTMODEPLUS__))); CLEAR_BIT(SYSCFG->CFGR2, (__FASTMODEPLUS__)); }while(0) òIS_TICKFREQ(FREQ) (((FREQ) == HAL_TICK_FREQ_10HZ) || ((FREQ) == HAL_TICK_FREQ_100HZ) || ((FREQ) == HAL_TICK_FREQ_1KHZ)) §¾ADC_STAB_DELAY_US (1U) ÃADC_TEMPSENSOR_DELAY_US (10U) _DECA_PARAM_TYPES_H_ NUM_BR 3 NUM_PRF 2 NUM_PACS 4 NUM_BW 2 NUM_SFD 2 NUM_CH 6 NUM_CH_SUPPORTED 8 PCODES 25 ,XMLPARAMS_VERSION (1.17f) 5PEAK_MULTPLIER (0x60) 6N_STD_FACTOR (13) 7LDE_PARAM1 (PEAK_MULTPLIER | N_STD_FACTOR) 9LDE_PARAM3_16 (0x1607) :LDE_PARAM3_64 (0x0607) FORCE_SYS_XTI 0 ENABLE_ALL_SEQ 1 FORCE_SYS_PLL 2 READ_ACC_ON 7 READ_ACC_OFF 8 FORCE_OTP_ON 11 FORCE_OTP_OFF 12 FORCE_TX_PLL 13 jCPUID_OTP_ADRESS 0x1d LDOTUNE_ADDRESS (0x04) PARTID_ADDRESS (0x06) LOTID_ADDRESS (0x07) VBAT_ADDRESS (0x08) VTEMP_ADDRESS (0x09) XTRIM_ADDRESS (0x1E) ¯B20_SIGN_EXTEND_TEST (0x00100000UL) °B20_SIGN_EXTEND_MASK (0xFFF00000UL) ²DRX_CARRIER_INT_OFFSET 0x28 ³DRX_CARRIER_INT_LEN (3) ´DRX_CARRIER_INT_MASK 0x001FFFFF _DECA_DEVICE_API_H_ DWT_SUCCESS (0) DWT_ERROR (-1) DWT_TIME_UNITS (1.0/499.2e6/128.0) DWT_DEVICE_ID (0xDECA0130) DWT_BR_110K 0 DWT_BR_850K 1 !DWT_BR_6M8 2 %DWT_PRF_16M 1 &DWT_PRF_64M 2 )DWT_PAC8 0 *DWT_PAC16 1 +DWT_PAC32 2 ,DWT_PAC64 3 1DWT_PLEN_4096 0x0C 2DWT_PLEN_2048 0x28 3DWT_PLEN_1536 0x18 4DWT_PLEN_1024 0x08 5DWT_PLEN_512 0x34 6DWT_PLEN_256 0x24 7DWT_PLEN_128 0x14 8DWT_PLEN_64 0x04 ;DWT_SIG_RX_NOERR 0 <DWT_SIG_TX_DONE 1 =DWT_SIG_RX_OKAY 2 >DWT_SIG_RX_ERROR 3 ?DWT_SIG_RX_TIMEOUT 4 @DWT_SIG_TX_AA_DONE 6 BDWT_SIG_RX_PHR_ERROR 8 CDWT_SIG_RX_SYNCLOSS 9 DDWT_SIG_RX_SFDTIMEOUT 10 EDWT_SIG_RX_PTOTIMEOUT 11 FDWT_SIG_TX_PENDING 12 GDWT_SIG_TX_ERROR 13 HDWT_SIG_RX_PENDING 14 JDWT_SFDTOC_DEF 0x1041 LDWT_PHRMODE_STD 0x0 MDWT_PHRMODE_EXT 0x3 PDWT_START_TX_IMMEDIATE 0 QDWT_START_TX_DELAYED 1 RDWT_RESPONSE_EXPECTED 2 VDWT_FF_NOTYPE_EN 0x000 WDWT_FF_COORD_EN 0x002 XDWT_FF_BEACON_EN 0x004 YDWT_FF_DATA_EN 0x008 ZDWT_FF_ACK_EN 0x010 [DWT_FF_MAC_EN 0x020 \DWT_FF_RSVD_EN 0x040 _DWT_INT_TFRS 0x00000080 `DWT_INT_LDED 0x00000400 aDWT_INT_RFCG 0x00004000 bDWT_INT_RPHE 0x00001000 cDWT_INT_RFCE 0x00008000 dDWT_INT_RFSL 0x00010000 eDWT_INT_RFTO 0x00020000 fDWT_INT_RXOVRR 0x00100000 gDWT_INT_RXPTO 0x00200000 hDWT_INT_SFDT 0x04000000 iDWT_INT_ARFE 0x20000000 mDWT_PRESRV_SLEEP 0x0100 nDWT_LOADOPSET 0x0080 oDWT_CONFIG 0x0040 pDWT_TANDV 0x0001 rDWT_XTAL_EN 0x10 sDWT_WAKE_SLPCNT 0x8 tDWT_WAKE_CS 0x4 uDWT_WAKE_WK 0x2 vDWT_SLP_EN 0x1 yDWT_LOADUCODE 0x1 zDWT_LOADNONE 0x0 }DWT_OPSET_64LEN 0x0 ~DWT_OPSET_TIGHT 0x1 DWT_OPSET_DEFLT 0x2 ¡DWT_RX_NORMAL (0x0) ¢DWT_RX_SNIFF (0x1) dwt_write32bitreg(x,y) dwt_write32bitoffsetreg(x,0,y) dwt_read32bitreg(x) dwt_read32bitoffsetreg(x,0) LED_GPIO (0x0040) 7ARM_BIT_8 0 RREG_SPI_CONFIG 0x00 SREG_CHIP_ID 0x01 TREG_ACC_X_LSB 0x02 UREG_ACC_X_MSB 0x03 VREG_ACC_Y_LSB 0x04 WREG_ACC_Y_MSB 0x05 XREG_ACC_Z_LSB 0x06 YREG_ACC_Z_MSB 0x07 ZREG_FIFO_STATUS 0x08 [REG_MOTION_FLAG 0x09 \REG_NEWDATA_FLAG 0x0A ]REG_TAP_ACTIVE_STATUS 0x0B ^REG_ORIENT_STATUS 0x0C _REG_STEPS_MSB 0x0D `REG_STEPS_LSB 0x0E aREG_RESOLUTION_RANGE 0x0F bREG_ODR_AXIS 0x10 cREG_MODE_BW 0x11 dREG_SWAP_POLARITY 0x12 eREG_FIFO_CTRL 0x14 fREG_INT_SET0 0x15 gREG_INT_SET1 0x16 hREG_INT_SET2 0x17 iREG_INT_MAP1 0x19 jREG_INT_MAP2 0x1a kREG_INT_MAP3 0x1b lREG_INT_CONFIG 0x20 mREG_INT_LATCH 0x21 nREG_FREEFALL_DUR 0x22 oREG_FREEFALL_THS 0x23 pREG_FREEFALL_HYST 0x24 qREG_ACTIVE_DUR 0x27 rREG_ACTIVE_THS 0x28 sREG_TAP_DUR 0x2A tREG_TAP_THS 0x2B uREG_ORIENT_HYST 0x2C vREG_Z_BLOCK 0x2D wREG_RESET_STEP 0x2E xREG_STEP_CONGIF1 0x2F yREG_STEP_CONGIF2 0x30 zREG_STEP_CONGIF3 0x31 {REG_STEP_CONGIF4 0x32 |REG_STEP_FILTER 0x33 }REG_SM_THRESHOLD 0x34 DIFF_CALIBRATION 1 __LIS3DH_DRIVER__H !"0IIC2_READ_SDA HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_4) 1SDA_1 HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET) 2SCL_1 HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_SET) 4SDA_0 HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET) 5SCL_0 HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET) c__ARCHDEP__TYPES w__SHARED__TYPES __SHARED__CONSTANTS MEMS_SET 0x01 MEMS_RESET 0x00 LIS3DH_WHO_AM_I 0x0F LIS3DH_CTRL_REG1 0x20 LIS3DH_ODR_BIT BIT(4) LIS3DH_LPEN BIT(3) LIS3DH_ZEN BIT(2) LIS3DH_YEN BIT(1) LIS3DH_XEN BIT(0) ¡LIS3DH_CTRL_REG2 0x21 ¢LIS3DH_HPM BIT(6) £LIS3DH_HPCF BIT(4) ¤LIS3DH_FDS BIT(3) ¥LIS3DH_HPCLICK BIT(2) ¦LIS3DH_HPIS2 BIT(1) §LIS3DH_HPIS1 BIT(0) ªLIS3DH_CTRL_REG3 0x22 «LIS3DH_I1_CLICK BIT(7) ¬LIS3DH_I1_AOI1 BIT(6) LIS3DH_I1_AOI2 BIT(5) ®LIS3DH_I1_DRDY1 BIT(4) ¯LIS3DH_I1_DRDY2 BIT(3) °LIS3DH_I1_WTM BIT(2) ±LIS3DH_I1_ORUN BIT(1) ´LIS3DH_CTRL_REG6 0x25 µLIS3DH_I2_CLICK BIT(7) ¶LIS3DH_I2_INT1 BIT(6) ·LIS3DH_I2_BOOT BIT(4) ¸LIS3DH_H_LACTIVE BIT(1) »LIS3DH_TEMP_CFG_REG 0x1F ¼LIS3DH_ADC_PD BIT(7) ½LIS3DH_TEMP_EN BIT(6) ÀLIS3DH_CTRL_REG4 0x23 ÁLIS3DH_BDU BIT(7) ÂLIS3DH_BLE BIT(6) ÃLIS3DH_FS BIT(4) ÄLIS3DH_HR BIT(3) ÅLIS3DH_ST BIT(1) ÆLIS3DH_SIM BIT(0) ÉLIS3DH_CTRL_REG5 0x24 ÊLIS3DH_BOOT BIT(7) ËLIS3DH_FIFO_EN BIT(6) ÌLIS3DH_LIR_INT1 BIT(3) ÍLIS3DH_D4D_INT1 BIT(2) ÐLIS3DH_REFERENCE_REG 0x26 ÑLIS3DH_REF BIT(0) ÔLIS3DH_STATUS_REG 0x27 ÕLIS3DH_ZYXOR BIT(7) ÖLIS3DH_ZOR BIT(6) ×LIS3DH_YOR BIT(5) ØLIS3DH_XOR BIT(4) ÙLIS3DH_ZYXDA BIT(3) ÚLIS3DH_ZDA BIT(2) ÛLIS3DH_YDA BIT(1) ÜLIS3DH_XDA BIT(0) ßLIS3DH_STATUS_AUX 0x07 âLIS3DH_INT1_CFG 0x30 ãLIS3DH_ANDOR BIT(7) äLIS3DH_INT_6D BIT(6) åLIS3DH_ZHIE BIT(5) æLIS3DH_ZLIE BIT(4) çLIS3DH_YHIE BIT(3) èLIS3DH_YLIE BIT(2) éLIS3DH_XHIE BIT(1) êLIS3DH_XLIE BIT(0) íLIS3DH_FIFO_CTRL_REG 0x2E îLIS3DH_FM BIT(6) ïLIS3DH_TR BIT(5) ðLIS3DH_FTH BIT(0) óLIS3DH_CLICK_ON_PIN_INT1_ENABLE 0x80 ôLIS3DH_CLICK_ON_PIN_INT1_DISABLE 0x00 õLIS3DH_I1_INT1_ON_PIN_INT1_ENABLE 0x40 öLIS3DH_I1_INT1_ON_PIN_INT1_DISABLE 0x00 ÷LIS3DH_I1_INT2_ON_PIN_INT1_ENABLE 0x20 øLIS3DH_I1_INT2_ON_PIN_INT1_DISABLE 0x00 ùLIS3DH_I1_DRDY1_ON_INT1_ENABLE 0x10 úLIS3DH_I1_DRDY1_ON_INT1_DISABLE 0x00 ûLIS3DH_I1_DRDY2_ON_INT1_ENABLE 0x08 üLIS3DH_I1_DRDY2_ON_INT1_DISABLE 0x00 ýLIS3DH_WTM_ON_INT1_ENABLE 0x04 þLIS3DH_WTM_ON_INT1_DISABLE 0x00 ÿLIS3DH_INT1_OVERRUN_ENABLE 0x02 LIS3DH_INT1_OVERRUN_DISABLE 0x00 LIS3DH_CLICK_ON_PIN_INT2_ENABLE 0x80 LIS3DH_CLICK_ON_PIN_INT2_DISABLE 0x00
LIS3DH_I2_INT1_ON_PIN_INT2_ENABLE 0x40 LIS3DH_I2_INT1_ON_PIN_INT2_DISABLE 0x00 LIS3DH_I2_INT2_ON_PIN_INT2_ENABLE 0x20 LIS3DH_I2_INT2_ON_PIN_INT2_DISABLE 0x00 LIS3DH_I2_BOOT_ON_INT2_ENABLE 0x10 LIS3DH_I2_BOOT_ON_INT2_DISABLE 0x00 LIS3DH_INT_ACTIVE_HIGH 0x00 LIS3DH_INT_ACTIVE_LOW 0x02 LIS3DH_INT1_AND 0x80 LIS3DH_INT1_OR 0x00 LIS3DH_INT1_ZHIE_ENABLE 0x20 LIS3DH_INT1_ZHIE_DISABLE 0x00 LIS3DH_INT1_ZLIE_ENABLE 0x10 LIS3DH_INT1_ZLIE_DISABLE 0x00 LIS3DH_INT1_YHIE_ENABLE 0x08 LIS3DH_INT1_YHIE_DISABLE 0x00 LIS3DH_INT1_YLIE_ENABLE 0x04 LIS3DH_INT1_YLIE_DISABLE 0x00 LIS3DH_INT1_XHIE_ENABLE 0x02 LIS3DH_INT1_XHIE_DISABLE 0x00 LIS3DH_INT1_XLIE_ENABLE 0x01 LIS3DH_INT1_XLIE_DISABLE 0x00 LIS3DH_INT1_SRC_IA 0x40 LIS3DH_INT1_SRC_ZH 0x20 ¡LIS3DH_INT1_SRC_ZL 0x10 ¢LIS3DH_INT1_SRC_YH 0x08 £LIS3DH_INT1_SRC_YL 0x04 ¤LIS3DH_INT1_SRC_XH 0x02 ¥LIS3DH_INT1_SRC_XL 0x01 ¨LIS3DH_INT1_THS 0x32 ©LIS3DH_INT1_DURATION 0x33 ¬LIS3DH_INT1_SRC 0x31 ¯LIS3DH_FIFO_SRC_WTM 0x80 °LIS3DH_FIFO_SRC_OVRUN 0x40 ±LIS3DH_FIFO_SRC_EMPTY 0x20 ´LIS3DH_CLICK_CFG 0x38 ¶LIS3DH_ZD_ENABLE 0x20 ·LIS3DH_ZD_DISABLE 0x00 ¸LIS3DH_ZS_ENABLE 0x10 ¹LIS3DH_ZS_DISABLE 0x00 ºLIS3DH_YD_ENABLE 0x08 »LIS3DH_YD_DISABLE 0x00 ¼LIS3DH_YS_ENABLE 0x04 ½LIS3DH_YS_DISABLE 0x00 ¾LIS3DH_XD_ENABLE 0x02 ¿LIS3DH_XD_DISABLE 0x00 ÀLIS3DH_XS_ENABLE 0x01 ÁLIS3DH_XS_DISABLE 0x00 ÄLIS3DH_CLICK_SRC 0x39 ÆLIS3DH_IA 0x40 ÇLIS3DH_DCLICK 0x20 ÈLIS3DH_SCLICK 0x10 ÉLIS3DH_CLICK_SIGN 0x08 ÊLIS3DH_CLICK_Z 0x04 ËLIS3DH_CLICK_Y 0x02 ÌLIS3DH_CLICK_X 0x01 ÏLIS3DH_CLICK_THS 0x3A ÐLIS3DH_TIME_LIMIT 0x3B ÑLIS3DH_TIME_LATENCY 0x3C ÒLIS3DH_TIME_WINDOW 0x3D ÕLIS3DH_OUT_X_L 0x28 ÖLIS3DH_OUT_X_H 0x29 ×LIS3DH_OUT_Y_L 0x2A ØLIS3DH_OUT_Y_H 0x2B ÙLIS3DH_OUT_Z_L 0x2C ÚLIS3DH_OUT_Z_H 0x2D ÝLIS3DH_OUT_1_L 0x08 ÞLIS3DH_OUT_1_H 0x09 ßLIS3DH_OUT_2_L 0x0A àLIS3DH_OUT_2_H 0x0B áLIS3DH_OUT_3_L 0x0C âLIS3DH_OUT_3_H 0x0D åLIS3DH_STATUS_REG_ZYXOR 0x80 çLIS3DH_STATUS_REG_ZOR 0x40 éLIS3DH_STATUS_REG_YOR 0x20 ëLIS3DH_STATUS_REG_XOR 0x10 íLIS3DH_STATUS_REG_ZYXDA 0x08 ïLIS3DH_STATUS_REG_ZDA 0x04 ñLIS3DH_STATUS_REG_YDA 0x02 óLIS3DH_STATUS_REG_XDA 0x01 õLIS3DH_DATAREADY_BIT LIS3DH_STATUS_REG_ZYXDA ùLIS3DH_STATUS_AUX_321OR 0x80 úLIS3DH_STATUS_AUX_3OR 0x40 ûLIS3DH_STATUS_AUX_2OR 0x20 üLIS3DH_STATUS_AUX_1OR 0x10 ýLIS3DH_STATUS_AUX_321DA 0x08 þLIS3DH_STATUS_AUX_3DA 0x04 ÿLIS3DH_STATUS_AUX_2DA 0x02 LIS3DH_STATUS_AUX_1DA 0x01 LIS3DH_MEMS_I2C_ADDRESS 0x33
LIS3DH_FIFO_CTRL_REG 0x2E LIS3DH_FIFO_SRC_REG 0x2F __SHARED__MACROS ValBit(VAR,Place) (VAR & (1<<Place)) BIT(x) ( (x) ) fDATA_32 ((uint32_t)0x12345678) HAL_UART_H_ _ARRARY_QUEUE_H_
|
|
LORA_UART_RX_BUF_SIZE (1024) LORA_UART_TX_BUF_SIZE (128) HAL_UART_H_ _LORA_H_ _GPIO_H_ GPIO_SET(gpio) HAL_GPIO_WritePin((gpio)->m_pstGPIOx, (gpio)->m_u16GPIOPin, GPIO_PIN_SET) GPIO_RESET(gpio) HAL_GPIO_WritePin((gpio)->m_pstGPIOx, (gpio)->m_u16GPIOPin, GPIO_PIN_RESET) GPIO_TOGGLE(gpio) HAL_GPIO_TogglePin((gpio)->m_pstGPIOx, (gpio)->m_u16GPIOPin) GPIO_IS_SET(gpio) (HAL_GPIO_ReadPin((gpio)->m_pstGPIOx, (gpio)->m_u16GPIOPin) == GPIO_PIN_SET ? HIDO_TRUE : HIDO_FALSE) HAL_POWER_H_
|
GPS_DBG(level,fmt,__VA_ARGS__...) HIDO_Debug(fmt, __VA_ARGS__) GPS_UART_RX_BUF_SIZE 1024 GPS_UART_TX_BUF_SIZE (2048 + 512) _GPS_H_
|
_GPIO_H_ GPIO_SET(gpio) HAL_GPIO_WritePin((gpio)->m_pstGPIOx, (gpio)->m_u16GPIOPin, GPIO_PIN_SET) GPIO_RESET(gpio) HAL_GPIO_WritePin((gpio)->m_pstGPIOx, (gpio)->m_u16GPIOPin, GPIO_PIN_RESET) GPIO_TOGGLE(gpio) HAL_GPIO_TogglePin((gpio)->m_pstGPIOx, (gpio)->m_u16GPIOPin) GPIO_IS_SET(gpio) (HAL_GPIO_ReadPin((gpio)->m_pstGPIOx, (gpio)->m_u16GPIOPin) == GPIO_PIN_SET ? HIDO_TRUE : HIDO_FALSE) FML_BATTERY_H_
|
OUTPUT_BUF_SIZE 512 DBG_UART_RX_BUF_SIZE 256 DBG_UART_TX_BUF_SIZE (1024*1) DBG_UART_TX_QUEUE_MEMBER_CNT 64 _VLQUEUE_H_ _BASEQUEUE_H_ BEEP_TIMER_ARR (100 - 1) BEEP_TIMER_CCR 60 HIDO_TYPEDEF_H_ NULL 0 HIDO_NULL 0 HIDO_OK 0 HIDO_ERR -1 HIDO_OFFSET_OF(type,member) ((HIDO_UINT32) &((type *)0)->member) HIDO_ARRARY_COUNT(arrary) (sizeof(arrary)/sizeof((arrary)[0])) HIDO_ASSERT(bool) while(!(bool)){} DHIDO_DEFINE_BYTE_ARRARY(name,size) HIDO_UINT8 (__ ## name ## Buffer)[(size)]; HIDO_ByteArraryStruct (name) = { (size), 0, __ ## name ## Buffer }
|
%UUS_TO_DWT_TIME 65536 )POLL_TX_TO_RESP_RX_DLY_UUS 10 ,RESP_RX_TO_FINAL_TX_DLY_UUS 1000 /RESP_RX_TIMEOUT_UUS 4000 1DELAY_BETWEEN_TWO_FRAME_UUS 240 3POLL_RX_TO_RESP_TX_DLY_UUS 470 5RESP_TX_TO_FINAL_RX_DLY_UUS 200 7FINAL_RX_TIMEOUT_UUS 4300 :SPEED_OF_LIGHT 299702547 =FINAL_MSG_POLL_TX_TS_IDX 10 >FINAL_MSG_RESP_RX_TS_IDX 14 ?FINAL_MSG_FINAL_TX_TS_IDX 18 @FINAL_MSG_TS_LEN 4 BSTARTPOLL DISCPOLL CSWITCHBASE_ZHUANDIAN DSWITCHBASE_DIST ÕCHANGE_BASE_THRESHOLD 5 ìSINGLEPOLL_BASENUM 5 ùMAX_NEARBASE_ANCNUM 11 ÎFREQ_OFFSET_MULTIPLIER (998.4e6/2.0/1024.0/131072.0) ÏFREQ_OFFSET_MULTIPLIER_110KB (998.4e6/2.0/8192.0/131072.0) ÔHERTZ_TO_PPM_MULTIPLIER_CHAN_1 (-1.0e6/3494.4e6) ÕHERTZ_TO_PPM_MULTIPLIER_CHAN_2 (-1.0e6/3993.6e6) ÖHERTZ_TO_PPM_MULTIPLIER_CHAN_3 (-1.0e6/4492.8e6) ×HERTZ_TO_PPM_MULTIPLIER_CHAN_5 (-1.0e6/6489.6e6) CMD_READ 1 CMD_WRITE 2
|
CMD_REPLY 3 EUART_RX_BUF_SIZE 100
|
__FILTERS_H__
|
|
_HIDO_SHELL_H_ SHELL_CMD_MAX_COUNT 80 HIDO_ShellPrintf(__VA_ARGS__...) { if(HIDO_ShellGetInput() != HIDO_NULL && (HIDO_ShellGetInput()->m_fnPrintf) != HIDO_NULL) { HIDO_ShellGetInput()->m_fnPrintf(__VA_ARGS__); }}
|
!"#>FIXSLOTPOS 4 ?CMD_NUM 12 HAL_RTC_H_ _GPS_H_ _GPIO_H_ GPIO_SET(gpio) HAL_GPIO_WritePin((gpio)->m_pstGPIOx, (gpio)->m_u16GPIOPin, GPIO_PIN_SET) GPIO_RESET(gpio) HAL_GPIO_WritePin((gpio)->m_pstGPIOx, (gpio)->m_u16GPIOPin, GPIO_PIN_RESET) GPIO_TOGGLE(gpio) HAL_GPIO_TogglePin((gpio)->m_pstGPIOx, (gpio)->m_u16GPIOPin) GPIO_IS_SET(gpio) (HAL_GPIO_ReadPin((gpio)->m_pstGPIOx, (gpio)->m_u16GPIOPin) == GPIO_PIN_SET ? HIDO_TRUE : HIDO_FALSE) __MAIN_H #$%1LPTIMER_LSB 30.518 2LPTIMER_1S_COUNT 32767 3USART_KEEPWAKE_TIME 10 4KEY_KEEPRESET_TIME 5 HAL_UART_H_ _INPUT_H_ CMD_LENGTH 100 HISTORY_MAX_NUM 10 __stdarg_h __ARMCLIB_VERSION 5060037 __STDARG_DECLS __CLIBNS __CLIBNS Cva_start(ap,parmN) __va_start(ap, parmN) Qva_arg(ap,type) __va_arg(ap, type) e__va_copy(dest,src) ((void)((dest) = (src))) kva_copy(dest,src) ((void)((dest) = (src))) uva_end(ap) __va_end(ap)
|
! " OUWB_WORK_TIME_S 10 _DECA_DEVICE_API_H_ DWT_SUCCESS (0) DWT_ERROR (-1) DWT_TIME_UNITS (1.0/499.2e6/128.0) DWT_DEVICE_ID (0xDECA0130) DWT_BR_110K 0 DWT_BR_850K 1 !DWT_BR_6M8 2 %DWT_PRF_16M 1 &DWT_PRF_64M 2 )DWT_PAC8 0 *DWT_PAC16 1 +DWT_PAC32 2 ,DWT_PAC64 3 1DWT_PLEN_4096 0x0C 2DWT_PLEN_2048 0x28 3DWT_PLEN_1536 0x18 4DWT_PLEN_1024 0x08 5DWT_PLEN_512 0x34 6DWT_PLEN_256 0x24 7DWT_PLEN_128 0x14 8DWT_PLEN_64 0x04 ;DWT_SIG_RX_NOERR 0 <DWT_SIG_TX_DONE 1 =DWT_SIG_RX_OKAY 2 >DWT_SIG_RX_ERROR 3 ?DWT_SIG_RX_TIMEOUT 4 @DWT_SIG_TX_AA_DONE 6 BDWT_SIG_RX_PHR_ERROR 8 CDWT_SIG_RX_SYNCLOSS 9 DDWT_SIG_RX_SFDTIMEOUT 10 EDWT_SIG_RX_PTOTIMEOUT 11 FDWT_SIG_TX_PENDING 12 GDWT_SIG_TX_ERROR 13 HDWT_SIG_RX_PENDING 14 JDWT_SFDTOC_DEF 0x1041 LDWT_PHRMODE_STD 0x0 MDWT_PHRMODE_EXT 0x3 PDWT_START_TX_IMMEDIATE 0 QDWT_START_TX_DELAYED 1 RDWT_RESPONSE_EXPECTED 2 VDWT_FF_NOTYPE_EN 0x000 WDWT_FF_COORD_EN 0x002 XDWT_FF_BEACON_EN 0x004 YDWT_FF_DATA_EN 0x008 ZDWT_FF_ACK_EN 0x010 [DWT_FF_MAC_EN 0x020 \DWT_FF_RSVD_EN 0x040 _DWT_INT_TFRS 0x00000080 `DWT_INT_LDED 0x00000400 aDWT_INT_RFCG 0x00004000 bDWT_INT_RPHE 0x00001000 cDWT_INT_RFCE 0x00008000 dDWT_INT_RFSL 0x00010000 eDWT_INT_RFTO 0x00020000 fDWT_INT_RXOVRR 0x00100000 gDWT_INT_RXPTO 0x00200000 hDWT_INT_SFDT 0x04000000 iDWT_INT_ARFE 0x20000000 mDWT_PRESRV_SLEEP 0x0100 nDWT_LOADOPSET 0x0080 oDWT_CONFIG 0x0040 pDWT_TANDV 0x0001 rDWT_XTAL_EN 0x10 sDWT_WAKE_SLPCNT 0x8 tDWT_WAKE_CS 0x4 uDWT_WAKE_WK 0x2 vDWT_SLP_EN 0x1 yDWT_LOADUCODE 0x1 zDWT_LOADNONE 0x0 }DWT_OPSET_64LEN 0x0 ~DWT_OPSET_TIGHT 0x1 DWT_OPSET_DEFLT 0x2 ¡DWT_RX_NORMAL (0x0) ¢DWT_RX_SNIFF (0x1) dwt_write32bitreg(x,y) dwt_write32bitoffsetreg(x,0,y) dwt_read32bitreg(x) dwt_read32bitoffsetreg(x,0) HIDO_TYPEDEF_H_ HIDO_NULL 0 HIDO_OK 0 HIDO_ERR -1 HIDO_OFFSET_OF(type,member) ((HIDO_UINT32) &((type *)0)->member) HIDO_ARRARY_COUNT(arrary) (sizeof(arrary)/sizeof((arrary)[0])) HIDO_ASSERT(bool) while(!(bool)){} DHIDO_DEFINE_BYTE_ARRARY(name,size) HIDO_UINT8 (__ ## name ## Buffer)[(size)]; HIDO_ByteArraryStruct (name) = { (size), 0, __ ## name ## Buffer } __MAIN_H #$%1LPTIMER_LSB 30.518 2LPTIMER_1S_COUNT 32767 3USART_KEEPWAKE_TIME 10 4KEY_KEEPRESET_TIME 5 STM32L0xx_HAL_UART_H ÂHAL_UART_STATE_RESET 0x00000000U ÄHAL_UART_STATE_READY 0x00000020U ÆHAL_UART_STATE_BUSY 0x00000024U ÈHAL_UART_STATE_BUSY_TX 0x00000021U ÊHAL_UART_STATE_BUSY_RX 0x00000022U ÌHAL_UART_STATE_BUSY_TX_RX 0x00000023U ÏHAL_UART_STATE_TIMEOUT 0x000000A0U ÑHAL_UART_STATE_ERROR 0x000000E0U ÚHAL_UART_ERROR_NONE (0x00000000U) ÛHAL_UART_ERROR_PE (0x00000001U) ÜHAL_UART_ERROR_NE (0x00000002U) ÝHAL_UART_ERROR_FE (0x00000004U) ÞHAL_UART_ERROR_ORE (0x00000008U) ßHAL_UART_ERROR_DMA (0x00000010U) àHAL_UART_ERROR_RTO (0x00000020U) ìUART_STOPBITS_0_5 USART_CR2_STOP_0 íUART_STOPBITS_1 0x00000000U îUART_STOPBITS_1_5 (USART_CR2_STOP_0 | USART_CR2_STOP_1) ïUART_STOPBITS_2 USART_CR2_STOP_1 ÷UART_PARITY_NONE 0x00000000U øUART_PARITY_EVEN USART_CR1_PCE ùUART_PARITY_ODD (USART_CR1_PCE | USART_CR1_PS) UART_HWCONTROL_NONE 0x00000000U UART_HWCONTROL_RTS USART_CR3_RTSE UART_HWCONTROL_CTS USART_CR3_CTSE UART_HWCONTROL_RTS_CTS (USART_CR3_RTSE | USART_CR3_CTSE) UART_MODE_RX USART_CR1_RE UART_MODE_TX USART_CR1_TE UART_MODE_TX_RX (USART_CR1_TE |USART_CR1_RE) UART_STATE_DISABLE 0x00000000U UART_STATE_ENABLE USART_CR1_UE UART_OVERSAMPLING_16 0x00000000U UART_OVERSAMPLING_8 USART_CR1_OVER8 ¨UART_ONE_BIT_SAMPLE_DISABLE 0x00000000U ©UART_ONE_BIT_SAMPLE_ENABLE USART_CR3_ONEBIT ±UART_ADVFEATURE_AUTOBAUDRATE_ONSTARTBIT 0x00000000U ³UART_ADVFEATURE_AUTOBAUDRATE_ONFALLINGEDGE USART_CR2_ABRMODE_0 µUART_ADVFEATURE_AUTOBAUDRATE_ON0X7FFRAME USART_CR2_ABRMODE_1 ·UART_ADVFEATURE_AUTOBAUDRATE_ON0X55FRAME USART_CR2_ABRMODE ÀUART_RECEIVER_TIMEOUT_DISABLE 0x00000000U ÁUART_RECEIVER_TIMEOUT_ENABLE USART_CR2_RTOEN ÉUART_LIN_DISABLE 0x00000000U ÊUART_LIN_ENABLE USART_CR2_LINEN ÒUART_LINBREAKDETECTLENGTH_10B 0x00000000U ÓUART_LINBREAKDETECTLENGTH_11B USART_CR2_LBDL ÛUART_DMA_TX_DISABLE 0x00000000U ÜUART_DMA_TX_ENABLE USART_CR3_DMAT äUART_DMA_RX_DISABLE 0x00000000U åUART_DMA_RX_ENABLE USART_CR3_DMAR íUART_HALF_DUPLEX_DISABLE 0x00000000U îUART_HALF_DUPLEX_ENABLE USART_CR3_HDSEL öUART_WAKEUPMETHOD_IDLELINE 0x00000000U ÷UART_WAKEUPMETHOD_ADDRESSMARK USART_CR1_WAKE ÿUART_AUTOBAUD_REQUEST USART_RQR_ABRRQ UART_SENDBREAK_REQUEST USART_RQR_SBKRQ UART_MUTE_MODE_REQUEST USART_RQR_MMRQ UART_RXDATA_FLUSH_REQUEST USART_RQR_RXFRQ UART_TXDATA_FLUSH_REQUEST USART_RQR_TXFRQ UART_ADVFEATURE_NO_INIT 0x00000000U UART_ADVFEATURE_TXINVERT_INIT 0x00000001U UART_ADVFEATURE_RXINVERT_INIT 0x00000002U UART_ADVFEATURE_DATAINVERT_INIT 0x00000004U UART_ADVFEATURE_SWAP_INIT 0x00000008U UART_ADVFEATURE_RXOVERRUNDISABLE_INIT 0x00000010U UART_ADVFEATURE_DMADISABLEONERROR_INIT 0x00000020U UART_ADVFEATURE_AUTOBAUDRATE_INIT 0x00000040U UART_ADVFEATURE_MSBFIRST_INIT 0x00000080U UART_ADVFEATURE_TXINV_DISABLE 0x00000000U UART_ADVFEATURE_TXINV_ENABLE USART_CR2_TXINV ¤UART_ADVFEATURE_RXINV_DISABLE 0x00000000U ¥UART_ADVFEATURE_RXINV_ENABLE USART_CR2_RXINV UART_ADVFEATURE_DATAINV_DISABLE 0x00000000U ®UART_ADVFEATURE_DATAINV_ENABLE USART_CR2_DATAINV ¶UART_ADVFEATURE_SWAP_DISABLE 0x00000000U ·UART_ADVFEATURE_SWAP_ENABLE USART_CR2_SWAP ¿UART_ADVFEATURE_OVERRUN_ENABLE 0x00000000U ÀUART_ADVFEATURE_OVERRUN_DISABLE USART_CR3_OVRDIS ÈUART_ADVFEATURE_AUTOBAUDRATE_DISABLE 0x00000000U ÉUART_ADVFEATURE_AUTOBAUDRATE_ENABLE USART_CR2_ABREN ÑUART_ADVFEATURE_DMA_ENABLEONRXERROR 0x00000000U ÒUART_ADVFEATURE_DMA_DISABLEONRXERROR USART_CR3_DDRE ÚUART_ADVFEATURE_MSBFIRST_DISABLE 0x00000000U ÜUART_ADVFEATURE_MSBFIRST_ENABLE USART_CR2_MSBFIRST åUART_ADVFEATURE_STOPMODE_DISABLE 0x00000000U æUART_ADVFEATURE_STOPMODE_ENABLE USART_CR1_UESM îUART_ADVFEATURE_MUTEMODE_DISABLE 0x00000000U ïUART_ADVFEATURE_MUTEMODE_ENABLE USART_CR1_MME ÷UART_CR2_ADDRESS_LSB_POS 24U ÿUART_WAKEUP_ON_ADDRESS 0x00000000U UART_WAKEUP_ON_STARTBIT USART_CR3_WUS_1 UART_WAKEUP_ON_READDATA_NONEMPTY USART_CR3_WUS UART_DE_POLARITY_HIGH 0x00000000U UART_DE_POLARITY_LOW USART_CR3_DEP UART_CR1_DEAT_ADDRESS_LSB_POS 21U UART_CR1_DEDT_ADDRESS_LSB_POS 16U ¥UART_IT_MASK 0x001FU HAL_UART_TIMEOUT_VALUE 0x1FFFFFFU ·UART_FLAG_REACK USART_ISR_REACK ¸UART_FLAG_TEACK USART_ISR_TEACK ¹UART_FLAG_WUF USART_ISR_WUF ºUART_FLAG_RWU USART_ISR_RWU »UART_FLAG_SBKF USART_ISR_SBKF ¼UART_FLAG_CMF USART_ISR_CMF ½UART_FLAG_BUSY USART_ISR_BUSY ¾UART_FLAG_ABRF USART_ISR_ABRF ¿UART_FLAG_ABRE USART_ISR_ABRE ÀUART_FLAG_RTOF USART_ISR_RTOF ÁUART_FLAG_CTS USART_ISR_CTS ÂUART_FLAG_CTSIF USART_ISR_CTSIF ÃUART_FLAG_LBDF USART_ISR_LBDF ÄUART_FLAG_TXE USART_ISR_TXE ÅUART_FLAG_TC USART_ISR_TC ÆUART_FLAG_RXNE USART_ISR_RXNE ÇUART_FLAG_IDLE USART_ISR_IDLE ÈUART_FLAG_ORE USART_ISR_ORE ÉUART_FLAG_NE USART_ISR_NE ÊUART_FLAG_FE USART_ISR_FE ËUART_FLAG_PE USART_ISR_PE âUART_IT_PE 0x0028U ãUART_IT_TXE 0x0727U äUART_IT_TC 0x0626U åUART_IT_RXNE 0x0525U æUART_IT_IDLE 0x0424U çUART_IT_LBD 0x0846U èUART_IT_CTS 0x096AU éUART_IT_CM 0x112EU êUART_IT_WUF 0x1476U ëUART_IT_RTO 0x0B3AU íUART_IT_ERR 0x0060U ïUART_IT_ORE 0x0300U ðUART_IT_NE 0x0200U ñUART_IT_FE 0x0100U ùUART_CLEAR_PEF USART_ICR_PECF úUART_CLEAR_FEF USART_ICR_FECF ûUART_CLEAR_NEF USART_ICR_NCF üUART_CLEAR_OREF USART_ICR_ORECF ýUART_CLEAR_IDLEF USART_ICR_IDLECF þUART_CLEAR_TCF USART_ICR_TCCF ÿUART_CLEAR_LBDF USART_ICR_LBDCF UART_CLEAR_CTSF USART_ICR_CTSCF UART_CLEAR_CMF USART_ICR_CMCF UART_CLEAR_WUF USART_ICR_WUCF UART_CLEAR_RTOF USART_ICR_RTOCF HAL_UART_RECEPTION_STANDARD (0x00000000U) HAL_UART_RECEPTION_TOIDLE (0x00000001U) HAL_UART_RECEPTION_TORTO (0x00000002U) HAL_UART_RECEPTION_TOCHARMATCH (0x00000003U) HAL_UART_RXEVENT_TC (0x00000000U) HAL_UART_RXEVENT_HT (0x00000001U) HAL_UART_RXEVENT_IDLE (0x00000002U) ²__HAL_UART_RESET_HANDLE_STATE(__HANDLE__) do{ (__HANDLE__)->gState = HAL_UART_STATE_RESET; (__HANDLE__)->RxState = HAL_UART_STATE_RESET; } while(0U) ¼__HAL_UART_FLUSH_DRREGISTER(__HANDLE__) do{ SET_BIT((__HANDLE__)->Instance->RQR, UART_RXDATA_FLUSH_REQUEST); SET_BIT((__HANDLE__)->Instance->RQR, UART_TXDATA_FLUSH_REQUEST); } while(0U) Ó__HAL_UART_CLEAR_FLAG(__HANDLE__,__FLAG__) ((__HANDLE__)->Instance->ICR = (__FLAG__)) Ù__HAL_UART_CLEAR_PEFLAG(__HANDLE__) __HAL_UART_CLEAR_FLAG((__HANDLE__), UART_CLEAR_PEF) ß__HAL_UART_CLEAR_FEFLAG(__HANDLE__) __HAL_UART_CLEAR_FLAG((__HANDLE__), UART_CLEAR_FEF) å__HAL_UART_CLEAR_NEFLAG(__HANDLE__) __HAL_UART_CLEAR_FLAG((__HANDLE__), UART_CLEAR_NEF) ë__HAL_UART_CLEAR_OREFLAG(__HANDLE__) __HAL_UART_CLEAR_FLAG((__HANDLE__), UART_CLEAR_OREF) ñ__HAL_UART_CLEAR_IDLEFLAG(__HANDLE__) __HAL_UART_CLEAR_FLAG((__HANDLE__), UART_CLEAR_IDLEF) __HAL_UART_GET_FLAG(__HANDLE__,__FLAG__) (((__HANDLE__)->Instance->ISR & (__FLAG__)) == (__FLAG__)) ¡__HAL_UART_ENABLE_IT(__HANDLE__,__INTERRUPT__) ( ((((uint8_t)(__INTERRUPT__)) >> 5U) == 1U)? ((__HANDLE__)->Instance->CR1 |= (1U << ((__INTERRUPT__) & UART_IT_MASK))): ((((uint8_t)(__INTERRUPT__)) >> 5U) == 2U)? ((__HANDLE__)->Instance->CR2 |= (1U << ((__INTERRUPT__) & UART_IT_MASK))): ((__HANDLE__)->Instance->CR3 |= (1U << ((__INTERRUPT__) & UART_IT_MASK)))) ¼__HAL_UART_DISABLE_IT(__HANDLE__,__INTERRUPT__) ( ((((uint8_t)(__INTERRUPT__)) >> 5U) == 1U)? ((__HANDLE__)->Instance->CR1 &= ~ (1U << ((__INTERRUPT__) & UART_IT_MASK))): ((((uint8_t)(__INTERRUPT__)) >> 5U) == 2U)? ((__HANDLE__)->Instance->CR2 &= ~ (1U << ((__INTERRUPT__) & UART_IT_MASK))): ((__HANDLE__)->Instance->CR3 &= ~ (1U << ((__INTERRUPT__) & UART_IT_MASK)))) ×__HAL_UART_GET_IT(__HANDLE__,__INTERRUPT__) ((((__HANDLE__)->Instance->ISR & (1U << ((__INTERRUPT__)>> 8U))) != RESET) ? SET : RESET) ë__HAL_UART_GET_IT_SOURCE(__HANDLE__,__INTERRUPT__) ((((((((uint8_t)(__INTERRUPT__)) >> 5U) == 1U) ? (__HANDLE__)->Instance->CR1 : (((((uint8_t)(__INTERRUPT__)) >> 5U) == 2U) ? (__HANDLE__)->Instance->CR2 : (__HANDLE__)->Instance->CR3)) & (1U << (((uint16_t)(__INTERRUPT__)) & UART_IT_MASK))) != RESET) ? SET : RESET)
__HAL_UART_CLEAR_IT(__HANDLE__,__IT_CLEAR__) ((__HANDLE__)->Instance->ICR = (uint32_t)(__IT_CLEAR__)) __HAL_UART_SEND_REQ(__HANDLE__,__REQ__) ((__HANDLE__)->Instance->RQR |= (uint16_t)(__REQ__)) __HAL_UART_ONE_BIT_SAMPLE_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR3|= USART_CR3_ONEBIT) __HAL_UART_ONE_BIT_SAMPLE_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR3 &= ~USART_CR3_ONEBIT) ¤__HAL_UART_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR1 |= USART_CR1_UE) ª__HAL_UART_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR1 &= ~USART_CR1_UE) ¹__HAL_UART_HWCONTROL_CTS_ENABLE(__HANDLE__) do{ ATOMIC_SET_BIT((__HANDLE__)->Instance->CR3, USART_CR3_CTSE); (__HANDLE__)->Init.HwFlowCtl |= USART_CR3_CTSE; } while(0U) Ì__HAL_UART_HWCONTROL_CTS_DISABLE(__HANDLE__) do{ ATOMIC_CLEAR_BIT((__HANDLE__)->Instance->CR3, USART_CR3_CTSE); (__HANDLE__)->Init.HwFlowCtl &= ~(USART_CR3_CTSE); } while(0U) ß__HAL_UART_HWCONTROL_RTS_ENABLE(__HANDLE__) do{ ATOMIC_SET_BIT((__HANDLE__)->Instance->CR3, USART_CR3_RTSE); (__HANDLE__)->Init.HwFlowCtl |= USART_CR3_RTSE; } while(0U) ò__HAL_UART_HWCONTROL_RTS_DISABLE(__HANDLE__) do{ ATOMIC_CLEAR_BIT((__HANDLE__)->Instance->CR3, USART_CR3_RTSE); (__HANDLE__)->Init.HwFlowCtl &= ~(USART_CR3_RTSE); } while(0U)
UART_DIV_LPUART(__PCLK__,__BAUD__) (((((uint64_t)(__PCLK__)*256U)) + ((__BAUD__)/2U)) / (__BAUD__)) UART_DIV_SAMPLING8(__PCLK__,__BAUD__) ((((__PCLK__)*2U) + ((__BAUD__)/2U)) / (__BAUD__)) UART_DIV_SAMPLING16(__PCLK__,__BAUD__) (((__PCLK__) + ((__BAUD__)/2U)) / (__BAUD__)) UART_INSTANCE_LOWPOWER(__HANDLE__) (IS_LPUART_INSTANCE((__HANDLE__)->Instance)) ¡ IS_UART_BAUDRATE(__BAUDRATE__) ((__BAUDRATE__) < 4000001U) § IS_UART_ASSERTIONTIME(__TIME__) ((__TIME__) <= 0x1FU) IS_UART_DEASSERTIONTIME(__TIME__) ((__TIME__) <= 0x1FU) ´ IS_UART_STOPBITS(__STOPBITS__) (((__STOPBITS__) == UART_STOPBITS_0_5) || ((__STOPBITS__) == UART_STOPBITS_1) || ((__STOPBITS__) == UART_STOPBITS_1_5) || ((__STOPBITS__) == UART_STOPBITS_2)) ¾ IS_LPUART_STOPBITS(__STOPBITS__) (((__STOPBITS__) == UART_STOPBITS_1) || ((__STOPBITS__) == UART_STOPBITS_2)) Æ IS_UART_PARITY(__PARITY__) (((__PARITY__) == UART_PARITY_NONE) || ((__PARITY__) == UART_PARITY_EVEN) || ((__PARITY__) == UART_PARITY_ODD)) Ï IS_UART_HARDWARE_FLOW_CONTROL(__CONTROL__) (((__CONTROL__) == UART_HWCONTROL_NONE) || ((__CONTROL__) == UART_HWCONTROL_RTS) || ((__CONTROL__) == UART_HWCONTROL_CTS) || ((__CONTROL__) == UART_HWCONTROL_RTS_CTS)) Ú IS_UART_MODE(__MODE__) ((((__MODE__) & (~((uint32_t)(UART_MODE_TX_RX)))) == 0x00U) && ((__MODE__) != 0x00U)) á IS_UART_STATE(__STATE__) (((__STATE__) == UART_STATE_DISABLE) || ((__STATE__) == UART_STATE_ENABLE)) é IS_UART_OVERSAMPLING(__SAMPLING__) (((__SAMPLING__) == UART_OVERSAMPLING_16) || ((__SAMPLING__) == UART_OVERSAMPLING_8)) ñ IS_UART_ONE_BIT_SAMPLE(__ONEBIT__) (((__ONEBIT__) == UART_ONE_BIT_SAMPLE_DISABLE) || ((__ONEBIT__) == UART_ONE_BIT_SAMPLE_ENABLE)) ù IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(__MODE__) (((__MODE__) == UART_ADVFEATURE_AUTOBAUDRATE_ONSTARTBIT) || ((__MODE__) == UART_ADVFEATURE_AUTOBAUDRATE_ONFALLINGEDGE) || ((__MODE__) == UART_ADVFEATURE_AUTOBAUDRATE_ON0X7FFRAME) || ((__MODE__) == UART_ADVFEATURE_AUTOBAUDRATE_ON0X55FRAME))
|
IS_UART_RECEIVER_TIMEOUT(__TIMEOUT__) (((__TIMEOUT__) == UART_RECEIVER_TIMEOUT_DISABLE) || ((__TIMEOUT__) == UART_RECEIVER_TIMEOUT_ENABLE))
|
IS_UART_RECEIVER_TIMEOUT_VALUE(__TIMEOUTVALUE__) ((__TIMEOUTVALUE__) <= 0xFFFFFFU)
|
IS_UART_LIN(__LIN__) (((__LIN__) == UART_LIN_DISABLE) || ((__LIN__) == UART_LIN_ENABLE))
|
IS_UART_LIN_BREAK_DETECT_LENGTH(__LENGTH__) (((__LENGTH__) == UART_LINBREAKDETECTLENGTH_10B) || ((__LENGTH__) == UART_LINBREAKDETECTLENGTH_11B)) ¢
|
IS_UART_DMA_TX(__DMATX__) (((__DMATX__) == UART_DMA_TX_DISABLE) || ((__DMATX__) == UART_DMA_TX_ENABLE)) ª
|
IS_UART_DMA_RX(__DMARX__) (((__DMARX__) == UART_DMA_RX_DISABLE) || ((__DMARX__) == UART_DMA_RX_ENABLE)) ²
|
IS_UART_HALF_DUPLEX(__HDSEL__) (((__HDSEL__) == UART_HALF_DUPLEX_DISABLE) || ((__HDSEL__) == UART_HALF_DUPLEX_ENABLE)) º
|
IS_UART_WAKEUPMETHOD(__WAKEUP__) (((__WAKEUP__) == UART_WAKEUPMETHOD_IDLELINE) || ((__WAKEUP__) == UART_WAKEUPMETHOD_ADDRESSMARK)) Â
|
IS_UART_REQUEST_PARAMETER(__PARAM__) (((__PARAM__) == UART_AUTOBAUD_REQUEST) || ((__PARAM__) == UART_SENDBREAK_REQUEST) || ((__PARAM__) == UART_MUTE_MODE_REQUEST) || ((__PARAM__) == UART_RXDATA_FLUSH_REQUEST) || ((__PARAM__) == UART_TXDATA_FLUSH_REQUEST)) Í
|
IS_UART_ADVFEATURE_INIT(__INIT__) ((__INIT__) <= (UART_ADVFEATURE_NO_INIT | UART_ADVFEATURE_TXINVERT_INIT | UART_ADVFEATURE_RXINVERT_INIT | UART_ADVFEATURE_DATAINVERT_INIT | UART_ADVFEATURE_SWAP_INIT | UART_ADVFEATURE_RXOVERRUNDISABLE_INIT | UART_ADVFEATURE_DMADISABLEONERROR_INIT | UART_ADVFEATURE_AUTOBAUDRATE_INIT | UART_ADVFEATURE_MSBFIRST_INIT)) Ü
|
IS_UART_ADVFEATURE_TXINV(__TXINV__) (((__TXINV__) == UART_ADVFEATURE_TXINV_DISABLE) || ((__TXINV__) == UART_ADVFEATURE_TXINV_ENABLE)) ä
|
IS_UART_ADVFEATURE_RXINV(__RXINV__) (((__RXINV__) == UART_ADVFEATURE_RXINV_DISABLE) || ((__RXINV__) == UART_ADVFEATURE_RXINV_ENABLE)) ì
|
IS_UART_ADVFEATURE_DATAINV(__DATAINV__) (((__DATAINV__) == UART_ADVFEATURE_DATAINV_DISABLE) || ((__DATAINV__) == UART_ADVFEATURE_DATAINV_ENABLE)) ô
|
IS_UART_ADVFEATURE_SWAP(__SWAP__) (((__SWAP__) == UART_ADVFEATURE_SWAP_DISABLE) || ((__SWAP__) == UART_ADVFEATURE_SWAP_ENABLE)) ü
|
IS_UART_OVERRUN(__OVERRUN__) (((__OVERRUN__) == UART_ADVFEATURE_OVERRUN_ENABLE) || ((__OVERRUN__) == UART_ADVFEATURE_OVERRUN_DISABLE)) IS_UART_ADVFEATURE_AUTOBAUDRATE(__AUTOBAUDRATE__) (((__AUTOBAUDRATE__) == UART_ADVFEATURE_AUTOBAUDRATE_DISABLE) || ((__AUTOBAUDRATE__) == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)) IS_UART_ADVFEATURE_DMAONRXERROR(__DMA__) (((__DMA__) == UART_ADVFEATURE_DMA_ENABLEONRXERROR) || ((__DMA__) == UART_ADVFEATURE_DMA_DISABLEONRXERROR)) IS_UART_ADVFEATURE_MSBFIRST(__MSBFIRST__) (((__MSBFIRST__) == UART_ADVFEATURE_MSBFIRST_DISABLE) || ((__MSBFIRST__) == UART_ADVFEATURE_MSBFIRST_ENABLE)) IS_UART_ADVFEATURE_STOPMODE(__STOPMODE__) (((__STOPMODE__) == UART_ADVFEATURE_STOPMODE_DISABLE) || ((__STOPMODE__) == UART_ADVFEATURE_STOPMODE_ENABLE)) ¥ IS_UART_MUTE_MODE(__MUTE__) (((__MUTE__) == UART_ADVFEATURE_MUTEMODE_DISABLE) || ((__MUTE__) == UART_ADVFEATURE_MUTEMODE_ENABLE)) IS_UART_WAKEUP_SELECTION(__WAKE__) (((__WAKE__) == UART_WAKEUP_ON_ADDRESS) || ((__WAKE__) == UART_WAKEUP_ON_STARTBIT) || ((__WAKE__) == UART_WAKEUP_ON_READDATA_NONEMPTY)) ¶ IS_UART_DE_POLARITY(__POLARITY__) (((__POLARITY__) == UART_DE_POLARITY_HIGH) || ((__POLARITY__) == UART_DE_POLARITY_LOW)) ¿ STM32L0xx_HAL_TIM_H îTIM_CLEARINPUTSOURCE_NONE 0x00000000U ïTIM_CLEARINPUTSOURCE_ETR 0x00000001U ÷TIM_DMABASE_CR1 0x00000000U øTIM_DMABASE_CR2 0x00000001U ùTIM_DMABASE_SMCR 0x00000002U úTIM_DMABASE_DIER 0x00000003U ûTIM_DMABASE_SR 0x00000004U üTIM_DMABASE_EGR 0x00000005U ýTIM_DMABASE_CCMR1 0x00000006U þTIM_DMABASE_CCMR2 0x00000007U ÿTIM_DMABASE_CCER 0x00000008U TIM_DMABASE_CNT 0x00000009U TIM_DMABASE_PSC 0x0000000AU TIM_DMABASE_ARR 0x0000000BU TIM_DMABASE_CCR1 0x0000000DU TIM_DMABASE_CCR2 0x0000000EU
TIM_DMABASE_CCR3 0x0000000FU TIM_DMABASE_CCR4 0x00000010U TIM_DMABASE_DCR 0x00000012U TIM_DMABASE_DMAR 0x00000013U TIM_DMABASE_OR 0x00000014U TIM_EVENTSOURCE_UPDATE TIM_EGR_UG TIM_EVENTSOURCE_CC1 TIM_EGR_CC1G TIM_EVENTSOURCE_CC2 TIM_EGR_CC2G TIM_EVENTSOURCE_CC3 TIM_EGR_CC3G TIM_EVENTSOURCE_CC4 TIM_EGR_CC4G TIM_EVENTSOURCE_TRIGGER TIM_EGR_TG TIM_INPUTCHANNELPOLARITY_RISING 0x00000000U TIM_INPUTCHANNELPOLARITY_FALLING TIM_CCER_CC1P TIM_INPUTCHANNELPOLARITY_BOTHEDGE (TIM_CCER_CC1P | TIM_CCER_CC1NP) ¨TIM_ETRPOLARITY_INVERTED TIM_SMCR_ETP ©TIM_ETRPOLARITY_NONINVERTED 0x00000000U ±TIM_ETRPRESCALER_DIV1 0x00000000U ²TIM_ETRPRESCALER_DIV2 TIM_SMCR_ETPS_0 ³TIM_ETRPRESCALER_DIV4 TIM_SMCR_ETPS_1 ´TIM_ETRPRESCALER_DIV8 TIM_SMCR_ETPS ¼TIM_COUNTERMODE_UP 0x00000000U ½TIM_COUNTERMODE_DOWN TIM_CR1_DIR ¾TIM_COUNTERMODE_CENTERALIGNED1 TIM_CR1_CMS_0 ¿TIM_COUNTERMODE_CENTERALIGNED2 TIM_CR1_CMS_1 ÀTIM_COUNTERMODE_CENTERALIGNED3 TIM_CR1_CMS ÈTIM_CLOCKDIVISION_DIV1 0x00000000U ÉTIM_CLOCKDIVISION_DIV2 TIM_CR1_CKD_0 ÊTIM_CLOCKDIVISION_DIV4 TIM_CR1_CKD_1 ÒTIM_OUTPUTSTATE_DISABLE 0x00000000U ÓTIM_OUTPUTSTATE_ENABLE TIM_CCER_CC1E ÛTIM_AUTORELOAD_PRELOAD_DISABLE 0x00000000U ÜTIM_AUTORELOAD_PRELOAD_ENABLE TIM_CR1_ARPE åTIM_OCFAST_DISABLE 0x00000000U æTIM_OCFAST_ENABLE TIM_CCMR1_OC1FE îTIM_OUTPUTNSTATE_DISABLE 0x00000000U ïTIM_OUTPUTNSTATE_ENABLE TIM_CCER_CC1NE ÷TIM_OCPOLARITY_HIGH 0x00000000U øTIM_OCPOLARITY_LOW TIM_CCER_CC1P TIM_ICPOLARITY_RISING TIM_INPUTCHANNELPOLARITY_RISING TIM_ICPOLARITY_FALLING TIM_INPUTCHANNELPOLARITY_FALLING TIM_ICPOLARITY_BOTHEDGE TIM_INPUTCHANNELPOLARITY_BOTHEDGE TIM_ENCODERINPUTPOLARITY_RISING TIM_INPUTCHANNELPOLARITY_RISING TIM_ENCODERINPUTPOLARITY_FALLING TIM_INPUTCHANNELPOLARITY_FALLING TIM_ICSELECTION_DIRECTTI TIM_CCMR1_CC1S_0 TIM_ICSELECTION_INDIRECTTI TIM_CCMR1_CC1S_1 TIM_ICSELECTION_TRC TIM_CCMR1_CC1S TIM_ICPSC_DIV1 0x00000000U TIM_ICPSC_DIV2 TIM_CCMR1_IC1PSC_0 TIM_ICPSC_DIV4 TIM_CCMR1_IC1PSC_1 TIM_ICPSC_DIV8 TIM_CCMR1_IC1PSC ¨TIM_OPMODE_SINGLE TIM_CR1_OPM ©TIM_OPMODE_REPETITIVE 0x00000000U ±TIM_ENCODERMODE_TI1 TIM_SMCR_SMS_0 ²TIM_ENCODERMODE_TI2 TIM_SMCR_SMS_1 ³TIM_ENCODERMODE_TI12 (TIM_SMCR_SMS_1 | TIM_SMCR_SMS_0) »TIM_IT_UPDATE TIM_DIER_UIE ¼TIM_IT_CC1 TIM_DIER_CC1IE ½TIM_IT_CC2 TIM_DIER_CC2IE ¾TIM_IT_CC3 TIM_DIER_CC3IE ¿TIM_IT_CC4 TIM_DIER_CC4IE ÀTIM_IT_TRIGGER TIM_DIER_TIE ÈTIM_DMA_UPDATE TIM_DIER_UDE ÉTIM_DMA_CC1 TIM_DIER_CC1DE ÊTIM_DMA_CC2 TIM_DIER_CC2DE ËTIM_DMA_CC3 TIM_DIER_CC3DE ÌTIM_DMA_CC4 TIM_DIER_CC4DE ÍTIM_DMA_TRIGGER TIM_DIER_TDE ÕTIM_CCDMAREQUEST_CC 0x00000000U ÖTIM_CCDMAREQUEST_UPDATE TIM_CR2_CCDS ÞTIM_FLAG_UPDATE TIM_SR_UIF ßTIM_FLAG_CC1 TIM_SR_CC1IF àTIM_FLAG_CC2 TIM_SR_CC2IF áTIM_FLAG_CC3 TIM_SR_CC3IF âTIM_FLAG_CC4 TIM_SR_CC4IF ãTIM_FLAG_TRIGGER TIM_SR_TIF äTIM_FLAG_CC1OF TIM_SR_CC1OF åTIM_FLAG_CC2OF TIM_SR_CC2OF æTIM_FLAG_CC3OF TIM_SR_CC3OF çTIM_FLAG_CC4OF TIM_SR_CC4OF ïTIM_CHANNEL_1 0x00000000U ðTIM_CHANNEL_2 0x00000004U ñTIM_CHANNEL_3 0x00000008U òTIM_CHANNEL_4 0x0000000CU óTIM_CHANNEL_ALL 0x0000003CU ûTIM_CLOCKSOURCE_INTERNAL TIM_SMCR_ETPS_0 üTIM_CLOCKSOURCE_ETRMODE1 TIM_TS_ETRF ýTIM_CLOCKSOURCE_ETRMODE2 TIM_SMCR_ETPS_1 þTIM_CLOCKSOURCE_TI1ED TIM_TS_TI1F_ED ÿTIM_CLOCKSOURCE_TI1 TIM_TS_TI1FP1 TIM_CLOCKSOURCE_TI2 TIM_TS_TI2FP2 TIM_CLOCKSOURCE_ITR0 TIM_TS_ITR0 TIM_CLOCKSOURCE_ITR1 TIM_TS_ITR1 TIM_CLOCKSOURCE_ITR2 TIM_TS_ITR2 TIM_CLOCKSOURCE_ITR3 TIM_TS_ITR3 TIM_CLOCKPOLARITY_INVERTED TIM_ETRPOLARITY_INVERTED TIM_CLOCKPOLARITY_NONINVERTED TIM_ETRPOLARITY_NONINVERTED TIM_CLOCKPOLARITY_RISING TIM_INPUTCHANNELPOLARITY_RISING TIM_CLOCKPOLARITY_FALLING TIM_INPUTCHANNELPOLARITY_FALLING TIM_CLOCKPOLARITY_BOTHEDGE TIM_INPUTCHANNELPOLARITY_BOTHEDGE TIM_CLOCKPRESCALER_DIV1 TIM_ETRPRESCALER_DIV1 TIM_CLOCKPRESCALER_DIV2 TIM_ETRPRESCALER_DIV2 TIM_CLOCKPRESCALER_DIV4 TIM_ETRPRESCALER_DIV4 TIM_CLOCKPRESCALER_DIV8 TIM_ETRPRESCALER_DIV8 £TIM_CLEARINPUTPOLARITY_INVERTED TIM_ETRPOLARITY_INVERTED ¤TIM_CLEARINPUTPOLARITY_NONINVERTED TIM_ETRPOLARITY_NONINVERTED ¬TIM_CLEARINPUTPRESCALER_DIV1 TIM_ETRPRESCALER_DIV1 TIM_CLEARINPUTPRESCALER_DIV2 TIM_ETRPRESCALER_DIV2 ®TIM_CLEARINPUTPRESCALER_DIV4 TIM_ETRPRESCALER_DIV4 ¯TIM_CLEARINPUTPRESCALER_DIV8 TIM_ETRPRESCALER_DIV8 ·TIM_TRGO_RESET 0x00000000U ¸TIM_TRGO_ENABLE TIM_CR2_MMS_0 ¹TIM_TRGO_UPDATE TIM_CR2_MMS_1 ºTIM_TRGO_OC1 (TIM_CR2_MMS_1 | TIM_CR2_MMS_0) »TIM_TRGO_OC1REF TIM_CR2_MMS_2 ¼TIM_TRGO_OC2REF (TIM_CR2_MMS_2 | TIM_CR2_MMS_0) ½TIM_TRGO_OC3REF (TIM_CR2_MMS_2 | TIM_CR2_MMS_1) ¾TIM_TRGO_OC4REF (TIM_CR2_MMS_2 | TIM_CR2_MMS_1 | TIM_CR2_MMS_0) ÆTIM_MASTERSLAVEMODE_ENABLE TIM_SMCR_MSM ÇTIM_MASTERSLAVEMODE_DISABLE 0x00000000U ÏTIM_SLAVEMODE_DISABLE 0x00000000U ÐTIM_SLAVEMODE_RESET TIM_SMCR_SMS_2 ÑTIM_SLAVEMODE_GATED (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_0) ÒTIM_SLAVEMODE_TRIGGER (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_1) ÓTIM_SLAVEMODE_EXTERNAL1 (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_1 | TIM_SMCR_SMS_0) ÛTIM_OCMODE_TIMING 0x00000000U ÜTIM_OCMODE_ACTIVE TIM_CCMR1_OC1M_0 ÝTIM_OCMODE_INACTIVE TIM_CCMR1_OC1M_1 ÞTIM_OCMODE_TOGGLE (TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_0) ßTIM_OCMODE_PWM1 (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_1) àTIM_OCMODE_PWM2 (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_0) áTIM_OCMODE_FORCED_ACTIVE (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_0) âTIM_OCMODE_FORCED_INACTIVE TIM_CCMR1_OC1M_2 êTIM_TS_ITR0 0x00000000U ëTIM_TS_ITR1 TIM_SMCR_TS_0 ìTIM_TS_ITR2 TIM_SMCR_TS_1 íTIM_TS_ITR3 (TIM_SMCR_TS_0 | TIM_SMCR_TS_1) îTIM_TS_TI1F_ED TIM_SMCR_TS_2 ïTIM_TS_TI1FP1 (TIM_SMCR_TS_0 | TIM_SMCR_TS_2) ðTIM_TS_TI2FP2 (TIM_SMCR_TS_1 | TIM_SMCR_TS_2) ñTIM_TS_ETRF (TIM_SMCR_TS_0 | TIM_SMCR_TS_1 | TIM_SMCR_TS_2) òTIM_TS_NONE 0x0000FFFFU úTIM_TRIGGERPOLARITY_INVERTED TIM_ETRPOLARITY_INVERTED ûTIM_TRIGGERPOLARITY_NONINVERTED TIM_ETRPOLARITY_NONINVERTED üTIM_TRIGGERPOLARITY_RISING TIM_INPUTCHANNELPOLARITY_RISING ýTIM_TRIGGERPOLARITY_FALLING TIM_INPUTCHANNELPOLARITY_FALLING þTIM_TRIGGERPOLARITY_BOTHEDGE TIM_INPUTCHANNELPOLARITY_BOTHEDGE TIM_TRIGGERPRESCALER_DIV1 TIM_ETRPRESCALER_DIV1 TIM_TRIGGERPRESCALER_DIV2 TIM_ETRPRESCALER_DIV2 TIM_TRIGGERPRESCALER_DIV4 TIM_ETRPRESCALER_DIV4 TIM_TRIGGERPRESCALER_DIV8 TIM_ETRPRESCALER_DIV8 TIM_TI1SELECTION_CH1 0x00000000U TIM_TI1SELECTION_XORCOMBINATION TIM_CR2_TI1S TIM_DMABURSTLENGTH_1TRANSFER 0x00000000U TIM_DMABURSTLENGTH_2TRANSFERS 0x00000100U TIM_DMABURSTLENGTH_3TRANSFERS 0x00000200U TIM_DMABURSTLENGTH_4TRANSFERS 0x00000300U TIM_DMABURSTLENGTH_5TRANSFERS 0x00000400U TIM_DMABURSTLENGTH_6TRANSFERS 0x00000500U TIM_DMABURSTLENGTH_7TRANSFERS 0x00000600U ¡TIM_DMABURSTLENGTH_8TRANSFERS 0x00000700U ¢TIM_DMABURSTLENGTH_9TRANSFERS 0x00000800U £TIM_DMABURSTLENGTH_10TRANSFERS 0x00000900U ¤TIM_DMABURSTLENGTH_11TRANSFERS 0x00000A00U ¥TIM_DMABURSTLENGTH_12TRANSFERS 0x00000B00U ¦TIM_DMABURSTLENGTH_13TRANSFERS 0x00000C00U §TIM_DMABURSTLENGTH_14TRANSFERS 0x00000D00U ¨TIM_DMABURSTLENGTH_15TRANSFERS 0x00000E00U ©TIM_DMABURSTLENGTH_16TRANSFERS 0x00000F00U ªTIM_DMABURSTLENGTH_17TRANSFERS 0x00001000U «TIM_DMABURSTLENGTH_18TRANSFERS 0x00001100U ³TIM_DMA_ID_UPDATE ((uint16_t) 0x0000) ´TIM_DMA_ID_CC1 ((uint16_t) 0x0001) µTIM_DMA_ID_CC2 ((uint16_t) 0x0002) ¶TIM_DMA_ID_CC3 ((uint16_t) 0x0003) ·TIM_DMA_ID_CC4 ((uint16_t) 0x0004) ¸TIM_DMA_ID_TRIGGER ((uint16_t) 0x0006) ÀTIM_CCx_ENABLE 0x00000001U ÁTIM_CCx_DISABLE 0x00000000U ê__HAL_TIM_RESET_HANDLE_STATE(__HANDLE__) do { (__HANDLE__)->State = HAL_TIM_STATE_RESET; (__HANDLE__)->ChannelState[0] = HAL_TIM_CHANNEL_STATE_RESET; (__HANDLE__)->ChannelState[1] = HAL_TIM_CHANNEL_STATE_RESET; (__HANDLE__)->ChannelState[2] = HAL_TIM_CHANNEL_STATE_RESET; (__HANDLE__)->ChannelState[3] = HAL_TIM_CHANNEL_STATE_RESET; (__HANDLE__)->DMABurstState = HAL_DMA_BURST_STATE_RESET; } while(0) ù__HAL_TIM_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR1|=(TIM_CR1_CEN)) __HAL_TIM_DISABLE(__HANDLE__) do { if (((__HANDLE__)->Instance->CCER & TIM_CCER_CCxE_MASK) == 0UL) { (__HANDLE__)->Instance->CR1 &= ~(TIM_CR1_CEN); } } while(0) __HAL_TIM_ENABLE_IT(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->DIER |= (__INTERRUPT__)) ¢__HAL_TIM_DISABLE_IT(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->DIER &= ~(__INTERRUPT__)) °__HAL_TIM_ENABLE_DMA(__HANDLE__,__DMA__) ((__HANDLE__)->Instance->DIER |= (__DMA__)) ¾__HAL_TIM_DISABLE_DMA(__HANDLE__,__DMA__) ((__HANDLE__)->Instance->DIER &= ~(__DMA__)) Ð__HAL_TIM_GET_FLAG(__HANDLE__,__FLAG__) (((__HANDLE__)->Instance->SR &(__FLAG__)) == (__FLAG__)) â__HAL_TIM_CLEAR_FLAG(__HANDLE__,__FLAG__) ((__HANDLE__)->Instance->SR = ~(__FLAG__)) ñ__HAL_TIM_GET_IT_SOURCE(__HANDLE__,__INTERRUPT__) ((((__HANDLE__)->Instance->DIER & (__INTERRUPT__)) == (__INTERRUPT__)) ? SET : RESET) __HAL_TIM_CLEAR_IT(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->SR = ~(__INTERRUPT__)) __HAL_TIM_IS_TIM_COUNTING_DOWN(__HANDLE__) (((__HANDLE__)->Instance->CR1 &(TIM_CR1_DIR)) == (TIM_CR1_DIR)) __HAL_TIM_SET_PRESCALER(__HANDLE__,__PRESC__) ((__HANDLE__)->Instance->PSC = (__PRESC__)) __HAL_TIM_SET_COUNTER(__HANDLE__,__COUNTER__) ((__HANDLE__)->Instance->CNT = (__COUNTER__)) __HAL_TIM_GET_COUNTER(__HANDLE__) ((__HANDLE__)->Instance->CNT) ¨__HAL_TIM_SET_AUTORELOAD(__HANDLE__,__AUTORELOAD__) do{ (__HANDLE__)->Instance->ARR = (__AUTORELOAD__); (__HANDLE__)->Init.Period = (__AUTORELOAD__); } while(0) ³__HAL_TIM_GET_AUTORELOAD(__HANDLE__) ((__HANDLE__)->Instance->ARR) ¿__HAL_TIM_SET_CLOCKDIVISION(__HANDLE__,__CKD__) do{ (__HANDLE__)->Instance->CR1 &= (~TIM_CR1_CKD); (__HANDLE__)->Instance->CR1 |= (__CKD__); (__HANDLE__)->Init.ClockDivision = (__CKD__); } while(0) Î__HAL_TIM_GET_CLOCKDIVISION(__HANDLE__) ((__HANDLE__)->Instance->CR1 & TIM_CR1_CKD) â__HAL_TIM_SET_ICPRESCALER(__HANDLE__,__CHANNEL__,__ICPSC__) do{ TIM_RESET_ICPRESCALERVALUE((__HANDLE__), (__CHANNEL__)); TIM_SET_ICPRESCALERVALUE((__HANDLE__), (__CHANNEL__), (__ICPSC__)); } while(0) ÷__HAL_TIM_GET_ICPRESCALER(__HANDLE__,__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 & TIM_CCMR1_IC1PSC) : ((__CHANNEL__) == TIM_CHANNEL_2) ? (((__HANDLE__)->Instance->CCMR1 & TIM_CCMR1_IC2PSC) >> 8U) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 & TIM_CCMR2_IC3PSC) : (((__HANDLE__)->Instance->CCMR2 & TIM_CCMR2_IC4PSC)) >> 8U) __HAL_TIM_SET_COMPARE(__HANDLE__,__CHANNEL__,__COMPARE__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCR1 = (__COMPARE__)) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCR2 = (__COMPARE__)) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCR3 = (__COMPARE__)) : ((__HANDLE__)->Instance->CCR4 = (__COMPARE__))) __HAL_TIM_GET_COMPARE(__HANDLE__,__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCR1) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCR2) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCR3) : ((__HANDLE__)->Instance->CCR4)) « __HAL_TIM_ENABLE_OCxPRELOAD(__HANDLE__,__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 |= TIM_CCMR1_OC1PE) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCMR1 |= TIM_CCMR1_OC2PE) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 |= TIM_CCMR2_OC3PE) : ((__HANDLE__)->Instance->CCMR2 |= TIM_CCMR2_OC4PE)) ¼ __HAL_TIM_DISABLE_OCxPRELOAD(__HANDLE__,__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 &= ~TIM_CCMR1_OC1PE) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCMR1 &= ~TIM_CCMR1_OC2PE) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 &= ~TIM_CCMR2_OC3PE) : ((__HANDLE__)->Instance->CCMR2 &= ~TIM_CCMR2_OC4PE)) Ñ __HAL_TIM_ENABLE_OCxFAST(__HANDLE__,__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 |= TIM_CCMR1_OC1FE) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCMR1 |= TIM_CCMR1_OC2FE) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 |= TIM_CCMR2_OC3FE) : ((__HANDLE__)->Instance->CCMR2 |= TIM_CCMR2_OC4FE)) æ __HAL_TIM_DISABLE_OCxFAST(__HANDLE__,__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE) : ((__HANDLE__)->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE)) ô __HAL_TIM_URS_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR1|= TIM_CR1_URS)
|
__HAL_TIM_URS_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR1&=~TIM_CR1_URS)
|
__HAL_TIM_SET_CAPTUREPOLARITY(__HANDLE__,__CHANNEL__,__POLARITY__) do{ TIM_RESET_CAPTUREPOLARITY((__HANDLE__), (__CHANNEL__)); TIM_SET_CAPTUREPOLARITY((__HANDLE__), (__CHANNEL__), (__POLARITY__)); }while(0)
|
__HAL_TIM_SELECT_CCDMAREQUEST(__HANDLE__,__CCDMA__) MODIFY_REG((__HANDLE__)->Instance->CR2, TIM_CR2_CCDS, (__CCDMA__)) ®
|
TIM_CCER_CCxE_MASK ((uint32_t)(TIM_CCER_CC1E | TIM_CCER_CC2E | TIM_CCER_CC3E | TIM_CCER_CC4E)) ¸
|
IS_TIM_CLEARINPUT_SOURCE(__MODE__) (((__MODE__) == TIM_CLEARINPUTSOURCE_NONE) || ((__MODE__) == TIM_CLEARINPUTSOURCE_ETR)) »
|
IS_TIM_DMA_BASE(__BASE__) (((__BASE__) == TIM_DMABASE_CR1) || ((__BASE__) == TIM_DMABASE_CR2) || ((__BASE__) == TIM_DMABASE_SMCR) || ((__BASE__) == TIM_DMABASE_DIER) || ((__BASE__) == TIM_DMABASE_SR) || ((__BASE__) == TIM_DMABASE_EGR) || ((__BASE__) == TIM_DMABASE_CCMR1) || ((__BASE__) == TIM_DMABASE_CCMR2) || ((__BASE__) == TIM_DMABASE_CCER) || ((__BASE__) == TIM_DMABASE_CNT) || ((__BASE__) == TIM_DMABASE_PSC) || ((__BASE__) == TIM_DMABASE_ARR) || ((__BASE__) == TIM_DMABASE_CCR1) || ((__BASE__) == TIM_DMABASE_CCR2) || ((__BASE__) == TIM_DMABASE_CCR3) || ((__BASE__) == TIM_DMABASE_CCR4) || ((__BASE__) == TIM_DMABASE_OR)) Í
|
IS_TIM_EVENT_SOURCE(__SOURCE__) ((((__SOURCE__) & 0xFFFFFFA0U) == 0x00000000U) && ((__SOURCE__) != 0x00000000U)) Ï
|
IS_TIM_COUNTER_MODE(__MODE__) (((__MODE__) == TIM_COUNTERMODE_UP) || ((__MODE__) == TIM_COUNTERMODE_DOWN) || ((__MODE__) == TIM_COUNTERMODE_CENTERALIGNED1) || ((__MODE__) == TIM_COUNTERMODE_CENTERALIGNED2) || ((__MODE__) == TIM_COUNTERMODE_CENTERALIGNED3)) Õ
|
IS_TIM_CLOCKDIVISION_DIV(__DIV__) (((__DIV__) == TIM_CLOCKDIVISION_DIV1) || ((__DIV__) == TIM_CLOCKDIVISION_DIV2) || ((__DIV__) == TIM_CLOCKDIVISION_DIV4)) Ù
|
IS_TIM_AUTORELOAD_PRELOAD(PRELOAD) (((PRELOAD) == TIM_AUTORELOAD_PRELOAD_DISABLE) || ((PRELOAD) == TIM_AUTORELOAD_PRELOAD_ENABLE)) Ü
|
IS_TIM_FAST_STATE(__STATE__) (((__STATE__) == TIM_OCFAST_DISABLE) || ((__STATE__) == TIM_OCFAST_ENABLE)) ß
|
IS_TIM_OC_POLARITY(__POLARITY__) (((__POLARITY__) == TIM_OCPOLARITY_HIGH) || ((__POLARITY__) == TIM_OCPOLARITY_LOW)) â
|
IS_TIM_ENCODERINPUT_POLARITY(__POLARITY__) (((__POLARITY__) == TIM_ENCODERINPUTPOLARITY_RISING) || ((__POLARITY__) == TIM_ENCODERINPUTPOLARITY_FALLING)) å
|
IS_TIM_IC_POLARITY(__POLARITY__) (((__POLARITY__) == TIM_ICPOLARITY_RISING) || ((__POLARITY__) == TIM_ICPOLARITY_FALLING) || ((__POLARITY__) == TIM_ICPOLARITY_BOTHEDGE)) é
|
IS_TIM_IC_SELECTION(__SELECTION__) (((__SELECTION__) == TIM_ICSELECTION_DIRECTTI) || ((__SELECTION__) == TIM_ICSELECTION_INDIRECTTI) || ((__SELECTION__) == TIM_ICSELECTION_TRC)) í
|
IS_TIM_IC_PRESCALER(__PRESCALER__) (((__PRESCALER__) == TIM_ICPSC_DIV1) || ((__PRESCALER__) == TIM_ICPSC_DIV2) || ((__PRESCALER__) == TIM_ICPSC_DIV4) || ((__PRESCALER__) == TIM_ICPSC_DIV8)) ò
|
IS_TIM_OPM_MODE(__MODE__) (((__MODE__) == TIM_OPMODE_SINGLE) || ((__MODE__) == TIM_OPMODE_REPETITIVE)) õ
|
IS_TIM_ENCODER_MODE(__MODE__) (((__MODE__) == TIM_ENCODERMODE_TI1) || ((__MODE__) == TIM_ENCODERMODE_TI2) || ((__MODE__) == TIM_ENCODERMODE_TI12)) ù
|
IS_TIM_DMA_SOURCE(__SOURCE__) ((((__SOURCE__) & 0xFFFFA0FFU) == 0x00000000U) && ((__SOURCE__) != 0x00000000U)) û
|
IS_TIM_CHANNELS(__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) || ((__CHANNEL__) == TIM_CHANNEL_2) || ((__CHANNEL__) == TIM_CHANNEL_3) || ((__CHANNEL__) == TIM_CHANNEL_4) || ((__CHANNEL__) == TIM_CHANNEL_ALL)) IS_TIM_OPM_CHANNELS(__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) || ((__CHANNEL__) == TIM_CHANNEL_2)) IS_TIM_PERIOD(__PERIOD__) (((__PERIOD__) > 0U) && ((__PERIOD__) <= 0xFFFFU)) IS_TIM_PRESCALER(__PRESCALER__) ((__PRESCALER__) <= 0xFFFFU) IS_TIM_CLOCKSOURCE(__CLOCK__) (((__CLOCK__) == TIM_CLOCKSOURCE_INTERNAL) || ((__CLOCK__) == TIM_CLOCKSOURCE_ETRMODE1) || ((__CLOCK__) == TIM_CLOCKSOURCE_ETRMODE2) || ((__CLOCK__) == TIM_CLOCKSOURCE_TI1ED) || ((__CLOCK__) == TIM_CLOCKSOURCE_TI1) || ((__CLOCK__) == TIM_CLOCKSOURCE_TI2) || ((__CLOCK__) == TIM_CLOCKSOURCE_ITR0) || ((__CLOCK__) == TIM_CLOCKSOURCE_ITR1) || ((__CLOCK__) == TIM_CLOCKSOURCE_ITR2) || ((__CLOCK__) == TIM_CLOCKSOURCE_ITR3)) IS_TIM_CLOCKPOLARITY(__POLARITY__) (((__POLARITY__) == TIM_CLOCKPOLARITY_INVERTED) || ((__POLARITY__) == TIM_CLOCKPOLARITY_NONINVERTED) || ((__POLARITY__) == TIM_CLOCKPOLARITY_RISING) || ((__POLARITY__) == TIM_CLOCKPOLARITY_FALLING) || ((__POLARITY__) == TIM_CLOCKPOLARITY_BOTHEDGE)) IS_TIM_CLOCKPRESCALER(__PRESCALER__) (((__PRESCALER__) == TIM_CLOCKPRESCALER_DIV1) || ((__PRESCALER__) == TIM_CLOCKPRESCALER_DIV2) || ((__PRESCALER__) == TIM_CLOCKPRESCALER_DIV4) || ((__PRESCALER__) == TIM_CLOCKPRESCALER_DIV8)) IS_TIM_CLOCKFILTER(__ICFILTER__) ((__ICFILTER__) <= 0xFU) IS_TIM_CLEARINPUT_POLARITY(__POLARITY__) (((__POLARITY__) == TIM_CLEARINPUTPOLARITY_INVERTED) || ((__POLARITY__) == TIM_CLEARINPUTPOLARITY_NONINVERTED)) £ IS_TIM_CLEARINPUT_PRESCALER(__PRESCALER__) (((__PRESCALER__) == TIM_CLEARINPUTPRESCALER_DIV1) || ((__PRESCALER__) == TIM_CLEARINPUTPRESCALER_DIV2) || ((__PRESCALER__) == TIM_CLEARINPUTPRESCALER_DIV4) || ((__PRESCALER__) == TIM_CLEARINPUTPRESCALER_DIV8)) ¨ IS_TIM_CLEARINPUT_FILTER(__ICFILTER__) ((__ICFILTER__) <= 0xFU) ª IS_TIM_TRGO_SOURCE(__SOURCE__) (((__SOURCE__) == TIM_TRGO_RESET) || ((__SOURCE__) == TIM_TRGO_ENABLE) || ((__SOURCE__) == TIM_TRGO_UPDATE) || ((__SOURCE__) == TIM_TRGO_OC1) || ((__SOURCE__) == TIM_TRGO_OC1REF) || ((__SOURCE__) == TIM_TRGO_OC2REF) || ((__SOURCE__) == TIM_TRGO_OC3REF) || ((__SOURCE__) == TIM_TRGO_OC4REF)) ³ IS_TIM_MSM_STATE(__STATE__) (((__STATE__) == TIM_MASTERSLAVEMODE_ENABLE) || ((__STATE__) == TIM_MASTERSLAVEMODE_DISABLE)) ¶ IS_TIM_SLAVE_MODE(__MODE__) (((__MODE__) == TIM_SLAVEMODE_DISABLE) || ((__MODE__) == TIM_SLAVEMODE_RESET) || ((__MODE__) == TIM_SLAVEMODE_GATED) || ((__MODE__) == TIM_SLAVEMODE_TRIGGER) || ((__MODE__) == TIM_SLAVEMODE_EXTERNAL1)) ¼ IS_TIM_PWM_MODE(__MODE__) (((__MODE__) == TIM_OCMODE_PWM1) || ((__MODE__) == TIM_OCMODE_PWM2)) ¿ IS_TIM_OC_MODE(__MODE__) (((__MODE__) == TIM_OCMODE_TIMING) || ((__MODE__) == TIM_OCMODE_ACTIVE) || ((__MODE__) == TIM_OCMODE_INACTIVE) || ((__MODE__) == TIM_OCMODE_TOGGLE) || ((__MODE__) == TIM_OCMODE_FORCED_ACTIVE) || ((__MODE__) == TIM_OCMODE_FORCED_INACTIVE)) Æ IS_TIM_TRIGGER_SELECTION(__SELECTION__) (((__SELECTION__) == TIM_TS_ITR0) || ((__SELECTION__) == TIM_TS_ITR1) || ((__SELECTION__) == TIM_TS_ITR2) || ((__SELECTION__) == TIM_TS_ITR3) || ((__SELECTION__) == TIM_TS_TI1F_ED) || ((__SELECTION__) == TIM_TS_TI1FP1) || ((__SELECTION__) == TIM_TS_TI2FP2) || ((__SELECTION__) == TIM_TS_ETRF)) Ï IS_TIM_INTERNAL_TRIGGEREVENT_SELECTION(__SELECTION__) (((__SELECTION__) == TIM_TS_ITR0) || ((__SELECTION__) == TIM_TS_ITR1) || ((__SELECTION__) == TIM_TS_ITR2) || ((__SELECTION__) == TIM_TS_ITR3) || ((__SELECTION__) == TIM_TS_NONE)) Õ IS_TIM_TRIGGERPOLARITY(__POLARITY__) (((__POLARITY__) == TIM_TRIGGERPOLARITY_INVERTED ) || ((__POLARITY__) == TIM_TRIGGERPOLARITY_NONINVERTED) || ((__POLARITY__) == TIM_TRIGGERPOLARITY_RISING ) || ((__POLARITY__) == TIM_TRIGGERPOLARITY_FALLING ) || ((__POLARITY__) == TIM_TRIGGERPOLARITY_BOTHEDGE )) Û IS_TIM_TRIGGERPRESCALER(__PRESCALER__) (((__PRESCALER__) == TIM_TRIGGERPRESCALER_DIV1) || ((__PRESCALER__) == TIM_TRIGGERPRESCALER_DIV2) || ((__PRESCALER__) == TIM_TRIGGERPRESCALER_DIV4) || ((__PRESCALER__) == TIM_TRIGGERPRESCALER_DIV8)) à IS_TIM_TRIGGERFILTER(__ICFILTER__) ((__ICFILTER__) <= 0xFU) â IS_TIM_TI1SELECTION(__TI1SELECTION__) (((__TI1SELECTION__) == TIM_TI1SELECTION_CH1) || ((__TI1SELECTION__) == TIM_TI1SELECTION_XORCOMBINATION)) å IS_TIM_DMA_LENGTH(__LENGTH__) (((__LENGTH__) == TIM_DMABURSTLENGTH_1TRANSFER) || ((__LENGTH__) == TIM_DMABURSTLENGTH_2TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_3TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_4TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_5TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_6TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_7TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_8TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_9TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_10TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_11TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_12TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_13TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_14TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_15TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_16TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_17TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_18TRANSFERS)) ø IS_TIM_DMA_DATA_LENGTH(LENGTH) (((LENGTH) >= 0x1U) && ((LENGTH) < 0x10000U)) ú IS_TIM_IC_FILTER(__ICFILTER__) ((__ICFILTER__) <= 0xFU) ü IS_TIM_SLAVEMODE_TRIGGER_ENABLED(__TRIGGER__) ((__TRIGGER__) == TIM_SLAVEMODE_TRIGGER) þ TIM_SET_ICPRESCALERVALUE(__HANDLE__,__CHANNEL__,__ICPSC__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 |= (__ICPSC__)) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCMR1 |= ((__ICPSC__) << 8U)) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 |= (__ICPSC__)) : ((__HANDLE__)->Instance->CCMR2 |= ((__ICPSC__) << 8U))) TIM_RESET_ICPRESCALERVALUE(__HANDLE__,__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC) : ((__HANDLE__)->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC)) TIM_SET_CAPTUREPOLARITY(__HANDLE__,__CHANNEL__,__POLARITY__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCER |= (__POLARITY__)) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCER |= ((__POLARITY__) << 4U)) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCER |= ((__POLARITY__) << 8U)) : ((__HANDLE__)->Instance->CCER |= (((__POLARITY__) << 12U)))) TIM_RESET_CAPTUREPOLARITY(__HANDLE__,__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCER &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP)) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCER &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP)) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCER &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP)) : ((__HANDLE__)->Instance->CCER &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP))) TIM_CHANNEL_STATE_GET(__HANDLE__,__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) ? (__HANDLE__)->ChannelState[0] : ((__CHANNEL__) == TIM_CHANNEL_2) ? (__HANDLE__)->ChannelState[1] : ((__CHANNEL__) == TIM_CHANNEL_3) ? (__HANDLE__)->ChannelState[2] : (__HANDLE__)->ChannelState[3]) TIM_CHANNEL_STATE_SET(__HANDLE__,__CHANNEL__,__CHANNEL_STATE__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->ChannelState[0] = (__CHANNEL_STATE__)) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->ChannelState[1] = (__CHANNEL_STATE__)) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->ChannelState[2] = (__CHANNEL_STATE__)) : ((__HANDLE__)->ChannelState[3] = (__CHANNEL_STATE__))) ¢ TIM_CHANNEL_STATE_SET_ALL(__HANDLE__,__CHANNEL_STATE__) do { (__HANDLE__)->ChannelState[0] = (__CHANNEL_STATE__); (__HANDLE__)->ChannelState[1] = (__CHANNEL_STATE__); (__HANDLE__)->ChannelState[2] = (__CHANNEL_STATE__); (__HANDLE__)->ChannelState[3] = (__CHANNEL_STATE__); } while(0) ¯ STM32L0xx_HAL_SPI_H ¼HAL_SPI_ERROR_NONE (0x00000000U) ½HAL_SPI_ERROR_MODF (0x00000001U) ¾HAL_SPI_ERROR_CRC (0x00000002U) ¿HAL_SPI_ERROR_OVR (0x00000004U) ÀHAL_SPI_ERROR_FRE (0x00000008U) ÁHAL_SPI_ERROR_DMA (0x00000010U) ÂHAL_SPI_ERROR_FLAG (0x00000020U) ÃHAL_SPI_ERROR_ABORT (0x00000040U) ÎSPI_MODE_SLAVE (0x00000000U) ÏSPI_MODE_MASTER (SPI_CR1_MSTR | SPI_CR1_SSI) ×SPI_DIRECTION_2LINES (0x00000000U) ØSPI_DIRECTION_2LINES_RXONLY SPI_CR1_RXONLY ÙSPI_DIRECTION_1LINE SPI_CR1_BIDIMODE áSPI_DATASIZE_8BIT (0x00000000U) âSPI_DATASIZE_16BIT SPI_CR1_DFF êSPI_POLARITY_LOW (0x00000000U) ëSPI_POLARITY_HIGH SPI_CR1_CPOL óSPI_PHASE_1EDGE (0x00000000U) ôSPI_PHASE_2EDGE SPI_CR1_CPHA üSPI_NSS_SOFT SPI_CR1_SSM ýSPI_NSS_HARD_INPUT (0x00000000U) þSPI_NSS_HARD_OUTPUT (SPI_CR2_SSOE << 16U) SPI_BAUDRATEPRESCALER_2 (0x00000000U) SPI_BAUDRATEPRESCALER_4 (SPI_CR1_BR_0) SPI_BAUDRATEPRESCALER_8 (SPI_CR1_BR_1) SPI_BAUDRATEPRESCALER_16 (SPI_CR1_BR_1 | SPI_CR1_BR_0) SPI_BAUDRATEPRESCALER_32 (SPI_CR1_BR_2) SPI_BAUDRATEPRESCALER_64 (SPI_CR1_BR_2 | SPI_CR1_BR_0) SPI_BAUDRATEPRESCALER_128 (SPI_CR1_BR_2 | SPI_CR1_BR_1) SPI_BAUDRATEPRESCALER_256 (SPI_CR1_BR_2 | SPI_CR1_BR_1 | SPI_CR1_BR_0) SPI_FIRSTBIT_MSB (0x00000000U) SPI_FIRSTBIT_LSB SPI_CR1_LSBFIRST SPI_TIMODE_DISABLE (0x00000000U) SPI_TIMODE_ENABLE SPI_CR2_FRF §SPI_CRCCALCULATION_DISABLE (0x00000000U) ¨SPI_CRCCALCULATION_ENABLE SPI_CR1_CRCEN °SPI_IT_TXE SPI_CR2_TXEIE ±SPI_IT_RXNE SPI_CR2_RXNEIE ²SPI_IT_ERR SPI_CR2_ERRIE ºSPI_FLAG_RXNE SPI_SR_RXNE »SPI_FLAG_TXE SPI_SR_TXE ¼SPI_FLAG_BSY SPI_SR_BSY ½SPI_FLAG_CRCERR SPI_SR_CRCERR ¾SPI_FLAG_MODF SPI_SR_MODF ¿SPI_FLAG_OVR SPI_SR_OVR ÀSPI_FLAG_FRE SPI_SR_FRE ÁSPI_FLAG_MASK (SPI_SR_RXNE | SPI_SR_TXE | SPI_SR_BSY | SPI_SR_CRCERR | SPI_SR_MODF | SPI_SR_OVR | SPI_SR_FRE) Ü__HAL_SPI_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_SPI_STATE_RESET) é__HAL_SPI_ENABLE_IT(__HANDLE__,__INTERRUPT__) SET_BIT((__HANDLE__)->Instance->CR2, (__INTERRUPT__)) õ__HAL_SPI_DISABLE_IT(__HANDLE__,__INTERRUPT__) CLEAR_BIT((__HANDLE__)->Instance->CR2, (__INTERRUPT__)) __HAL_SPI_GET_IT_SOURCE(__HANDLE__,__INTERRUPT__) ((((__HANDLE__)->Instance->CR2 & (__INTERRUPT__)) == (__INTERRUPT__)) ? SET : RESET) __HAL_SPI_GET_FLAG(__HANDLE__,__FLAG__) ((((__HANDLE__)->Instance->SR) & (__FLAG__)) == (__FLAG__)) __HAL_SPI_CLEAR_CRCERRFLAG(__HANDLE__) ((__HANDLE__)->Instance->SR = (uint16_t)(~SPI_FLAG_CRCERR)) __HAL_SPI_CLEAR_MODFFLAG(__HANDLE__) do{ __IO uint32_t tmpreg_modf = 0x00U; tmpreg_modf = (__HANDLE__)->Instance->SR; CLEAR_BIT((__HANDLE__)->Instance->CR1, SPI_CR1_SPE); UNUSED(tmpreg_modf); } while(0U) __HAL_SPI_CLEAR_OVRFLAG(__HANDLE__) do{ __IO uint32_t tmpreg_ovr = 0x00U; tmpreg_ovr = (__HANDLE__)->Instance->DR; tmpreg_ovr = (__HANDLE__)->Instance->SR; UNUSED(tmpreg_ovr); } while(0U) º__HAL_SPI_CLEAR_FREFLAG(__HANDLE__) do{ __IO uint32_t tmpreg_fre = 0x00U; tmpreg_fre = (__HANDLE__)->Instance->SR; UNUSED(tmpreg_fre); }while(0U) Æ__HAL_SPI_ENABLE(__HANDLE__) SET_BIT((__HANDLE__)->Instance->CR1, SPI_CR1_SPE) Í__HAL_SPI_DISABLE(__HANDLE__) CLEAR_BIT((__HANDLE__)->Instance->CR1, SPI_CR1_SPE) ÝSPI_1LINE_TX(__HANDLE__) SET_BIT((__HANDLE__)->Instance->CR1, SPI_CR1_BIDIOE) äSPI_1LINE_RX(__HANDLE__) CLEAR_BIT((__HANDLE__)->Instance->CR1, SPI_CR1_BIDIOE) ëSPI_RESET_CRC(__HANDLE__) do{CLEAR_BIT((__HANDLE__)->Instance->CR1, SPI_CR1_CRCEN); SET_BIT((__HANDLE__)->Instance->CR1, SPI_CR1_CRCEN);}while(0U) ûSPI_CHECK_FLAG(__SR__,__FLAG__) ((((__SR__) & ((__FLAG__) & SPI_FLAG_MASK)) == ((__FLAG__) & SPI_FLAG_MASK)) ? SET : RESET) SPI_CHECK_IT_SOURCE(__CR2__,__INTERRUPT__) ((((__CR2__) & (__INTERRUPT__)) == (__INTERRUPT__)) ? SET : RESET) IS_SPI_MODE(__MODE__) (((__MODE__) == SPI_MODE_SLAVE) || ((__MODE__) == SPI_MODE_MASTER)) IS_SPI_DIRECTION(__MODE__) (((__MODE__) == SPI_DIRECTION_2LINES) || ((__MODE__) == SPI_DIRECTION_2LINES_RXONLY) || ((__MODE__) == SPI_DIRECTION_1LINE)) IS_SPI_DIRECTION_2LINES(__MODE__) ((__MODE__) == SPI_DIRECTION_2LINES) ¥IS_SPI_DIRECTION_2LINES_OR_1LINE(__MODE__) (((__MODE__) == SPI_DIRECTION_2LINES) || ((__MODE__) == SPI_DIRECTION_1LINE)) IS_SPI_DATASIZE(__DATASIZE__) (((__DATASIZE__) == SPI_DATASIZE_16BIT) || ((__DATASIZE__) == SPI_DATASIZE_8BIT)) µIS_SPI_CPOL(__CPOL__) (((__CPOL__) == SPI_POLARITY_LOW) || ((__CPOL__) == SPI_POLARITY_HIGH)) ½IS_SPI_CPHA(__CPHA__) (((__CPHA__) == SPI_PHASE_1EDGE) || ((__CPHA__) == SPI_PHASE_2EDGE)) ÅIS_SPI_NSS(__NSS__) (((__NSS__) == SPI_NSS_SOFT) || ((__NSS__) == SPI_NSS_HARD_INPUT) || ((__NSS__) == SPI_NSS_HARD_OUTPUT)) ÎIS_SPI_BAUDRATE_PRESCALER(__PRESCALER__) (((__PRESCALER__) == SPI_BAUDRATEPRESCALER_2) || ((__PRESCALER__) == SPI_BAUDRATEPRESCALER_4) || ((__PRESCALER__) == SPI_BAUDRATEPRESCALER_8) || ((__PRESCALER__) == SPI_BAUDRATEPRESCALER_16) || ((__PRESCALER__) == SPI_BAUDRATEPRESCALER_32) || ((__PRESCALER__) == SPI_BAUDRATEPRESCALER_64) || ((__PRESCALER__) == SPI_BAUDRATEPRESCALER_128) || ((__PRESCALER__) == SPI_BAUDRATEPRESCALER_256)) ÜIS_SPI_FIRST_BIT(__BIT__) (((__BIT__) == SPI_FIRSTBIT_MSB) || ((__BIT__) == SPI_FIRSTBIT_LSB)) äIS_SPI_TIMODE(__MODE__) (((__MODE__) == SPI_TIMODE_DISABLE) || ((__MODE__) == SPI_TIMODE_ENABLE)) ìIS_SPI_CRC_CALCULATION(__CALCULATION__) (((__CALCULATION__) == SPI_CRCCALCULATION_DISABLE) || ((__CALCULATION__) == SPI_CRCCALCULATION_ENABLE)) ôIS_SPI_CRC_POLYNOMIAL(__POLYNOMIAL__) (((__POLYNOMIAL__) >= 0x1U) && ((__POLYNOMIAL__) <= 0xFFFFU) && (((__POLYNOMIAL__)&0x1U) != 0U)) üIS_SPI_DMA_HANDLE(__HANDLE__) ((__HANDLE__) != NULL) IS_SPI_16BIT_ALIGNED_ADDRESS(__DATA__) (((uint32_t)(__DATA__) % 2U) == 0U) STM32L0xx_HAL_LPTIM_H ,LPTIM_EXTI_LINE_WAKEUPTIMER_EVENT EXTI_IMR_IM29 ÄLPTIM_CLOCKSOURCE_APBCLOCK_LPOSC 0x00000000U ÅLPTIM_CLOCKSOURCE_ULPTIM LPTIM_CFGR_CKSEL ÍLPTIM_PRESCALER_DIV1 0x00000000U ÎLPTIM_PRESCALER_DIV2 LPTIM_CFGR_PRESC_0 ÏLPTIM_PRESCALER_DIV4 LPTIM_CFGR_PRESC_1 ÐLPTIM_PRESCALER_DIV8 (LPTIM_CFGR_PRESC_0 | LPTIM_CFGR_PRESC_1) ÑLPTIM_PRESCALER_DIV16 LPTIM_CFGR_PRESC_2 ÒLPTIM_PRESCALER_DIV32 (LPTIM_CFGR_PRESC_0 | LPTIM_CFGR_PRESC_2) ÓLPTIM_PRESCALER_DIV64 (LPTIM_CFGR_PRESC_1 | LPTIM_CFGR_PRESC_2) ÔLPTIM_PRESCALER_DIV128 LPTIM_CFGR_PRESC ÝLPTIM_OUTPUTPOLARITY_HIGH 0x00000000U ÞLPTIM_OUTPUTPOLARITY_LOW LPTIM_CFGR_WAVPOL æLPTIM_CLOCKSAMPLETIME_DIRECTTRANSITION 0x00000000U çLPTIM_CLOCKSAMPLETIME_2TRANSITIONS LPTIM_CFGR_CKFLT_0 èLPTIM_CLOCKSAMPLETIME_4TRANSITIONS LPTIM_CFGR_CKFLT_1 éLPTIM_CLOCKSAMPLETIME_8TRANSITIONS LPTIM_CFGR_CKFLT ñLPTIM_CLOCKPOLARITY_RISING 0x00000000U òLPTIM_CLOCKPOLARITY_FALLING LPTIM_CFGR_CKPOL_0 óLPTIM_CLOCKPOLARITY_RISING_FALLING LPTIM_CFGR_CKPOL_1 ûLPTIM_TRIGSOURCE_SOFTWARE 0x0000FFFFU üLPTIM_TRIGSOURCE_0 0x00000000U ýLPTIM_TRIGSOURCE_1 LPTIM_CFGR_TRIGSEL_0 þLPTIM_TRIGSOURCE_2 LPTIM_CFGR_TRIGSEL_1 ÿLPTIM_TRIGSOURCE_3 (LPTIM_CFGR_TRIGSEL_0 | LPTIM_CFGR_TRIGSEL_1) LPTIM_TRIGSOURCE_4 LPTIM_CFGR_TRIGSEL_2 LPTIM_TRIGSOURCE_5 (LPTIM_CFGR_TRIGSEL_0 | LPTIM_CFGR_TRIGSEL_2) LPTIM_TRIGSOURCE_6 (LPTIM_CFGR_TRIGSEL_1 | LPTIM_CFGR_TRIGSEL_2) LPTIM_TRIGSOURCE_7 LPTIM_CFGR_TRIGSEL LPTIM_ACTIVEEDGE_RISING LPTIM_CFGR_TRIGEN_0 LPTIM_ACTIVEEDGE_FALLING LPTIM_CFGR_TRIGEN_1 LPTIM_ACTIVEEDGE_RISING_FALLING LPTIM_CFGR_TRIGEN LPTIM_TRIGSAMPLETIME_DIRECTTRANSITION 0x00000000U LPTIM_TRIGSAMPLETIME_2TRANSITIONS LPTIM_CFGR_TRGFLT_0 LPTIM_TRIGSAMPLETIME_4TRANSITIONS LPTIM_CFGR_TRGFLT_1 LPTIM_TRIGSAMPLETIME_8TRANSITIONS LPTIM_CFGR_TRGFLT ¡LPTIM_UPDATE_IMMEDIATE 0x00000000U ¢LPTIM_UPDATE_ENDOFPERIOD LPTIM_CFGR_PRELOAD «LPTIM_COUNTERSOURCE_INTERNAL 0x00000000U ¬LPTIM_COUNTERSOURCE_EXTERNAL LPTIM_CFGR_COUNTMODE µLPTIM_FLAG_DOWN LPTIM_ISR_DOWN ¶LPTIM_FLAG_UP LPTIM_ISR_UP ·LPTIM_FLAG_ARROK LPTIM_ISR_ARROK ¸LPTIM_FLAG_CMPOK LPTIM_ISR_CMPOK ¹LPTIM_FLAG_EXTTRIG LPTIM_ISR_EXTTRIG ºLPTIM_FLAG_ARRM LPTIM_ISR_ARRM »LPTIM_FLAG_CMPM LPTIM_ISR_CMPM ÃLPTIM_IT_DOWN LPTIM_IER_DOWNIE ÄLPTIM_IT_UP LPTIM_IER_UPIE ÅLPTIM_IT_ARROK LPTIM_IER_ARROKIE ÆLPTIM_IT_CMPOK LPTIM_IER_CMPOKIE ÇLPTIM_IT_EXTTRIG LPTIM_IER_EXTTRIGIE ÈLPTIM_IT_ARRM LPTIM_IER_ARRMIE ÉLPTIM_IT_CMPM LPTIM_IER_CMPMIE â__HAL_LPTIM_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_LPTIM_STATE_RESET) ê__HAL_LPTIM_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR |= (LPTIM_CR_ENABLE)) ö__HAL_LPTIM_DISABLE(__HANDLE__) LPTIM_Disable(__HANDLE__) ý__HAL_LPTIM_START_CONTINUOUS(__HANDLE__) ((__HANDLE__)->Instance->CR |= LPTIM_CR_CNTSTRT) __HAL_LPTIM_START_SINGLE(__HANDLE__) ((__HANDLE__)->Instance->CR |= LPTIM_CR_SNGSTRT) __HAL_LPTIM_AUTORELOAD_SET(__HANDLE__,__VALUE__) ((__HANDLE__)->Instance->ARR = (__VALUE__)) __HAL_LPTIM_COMPARE_SET(__HANDLE__,__VALUE__) ((__HANDLE__)->Instance->CMP = (__VALUE__)) ¥__HAL_LPTIM_GET_FLAG(__HANDLE__,__FLAG__) (((__HANDLE__)->Instance->ISR &(__FLAG__)) == (__FLAG__)) µ__HAL_LPTIM_CLEAR_FLAG(__HANDLE__,__FLAG__) ((__HANDLE__)->Instance->ICR = (__FLAG__)) Æ__HAL_LPTIM_ENABLE_IT(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->IER |= (__INTERRUPT__)) ×__HAL_LPTIM_DISABLE_IT(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->IER &= (~(__INTERRUPT__))) è__HAL_LPTIM_GET_IT_SOURCE(__HANDLE__,__INTERRUPT__) ((((__HANDLE__)->Instance->IER & (__INTERRUPT__)) == (__INTERRUPT__)) ? SET : RESET) ï__HAL_LPTIM_WAKEUPTIMER_EXTI_ENABLE_IT() (EXTI->IMR |= LPTIM_EXTI_LINE_WAKEUPTIMER_EVENT) ö__HAL_LPTIM_WAKEUPTIMER_EXTI_DISABLE_IT() (EXTI->IMR &= ~(LPTIM_EXTI_LINE_WAKEUPTIMER_EVENT)) ý__HAL_LPTIM_WAKEUPTIMER_EXTI_ENABLE_EVENT() (EXTI->EMR |= LPTIM_EXTI_LINE_WAKEUPTIMER_EVENT) __HAL_LPTIM_WAKEUPTIMER_EXTI_DISABLE_EVENT() (EXTI->EMR &= ~(LPTIM_EXTI_LINE_WAKEUPTIMER_EVENT)) «IS_LPTIM_CLOCK_SOURCE(__SOURCE__) (((__SOURCE__) == LPTIM_CLOCKSOURCE_ULPTIM) || ((__SOURCE__) == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC)) ¯IS_LPTIM_CLOCK_PRESCALER(__PRESCALER__) (((__PRESCALER__) == LPTIM_PRESCALER_DIV1 ) || ((__PRESCALER__) == LPTIM_PRESCALER_DIV2 ) || ((__PRESCALER__) == LPTIM_PRESCALER_DIV4 ) || ((__PRESCALER__) == LPTIM_PRESCALER_DIV8 ) || ((__PRESCALER__) == LPTIM_PRESCALER_DIV16 ) || ((__PRESCALER__) == LPTIM_PRESCALER_DIV32 ) || ((__PRESCALER__) == LPTIM_PRESCALER_DIV64 ) || ((__PRESCALER__) == LPTIM_PRESCALER_DIV128)) ¸IS_LPTIM_CLOCK_PRESCALERDIV1(__PRESCALER__) ((__PRESCALER__) == LPTIM_PRESCALER_DIV1) ºIS_LPTIM_OUTPUT_POLARITY(__POLARITY__) (((__POLARITY__) == LPTIM_OUTPUTPOLARITY_LOW ) || ((__POLARITY__) == LPTIM_OUTPUTPOLARITY_HIGH)) ½IS_LPTIM_CLOCK_SAMPLE_TIME(__SAMPLETIME__) (((__SAMPLETIME__) == LPTIM_CLOCKSAMPLETIME_DIRECTTRANSITION) || ((__SAMPLETIME__) == LPTIM_CLOCKSAMPLETIME_2TRANSITIONS) || ((__SAMPLETIME__) == LPTIM_CLOCKSAMPLETIME_4TRANSITIONS) || ((__SAMPLETIME__) == LPTIM_CLOCKSAMPLETIME_8TRANSITIONS)) ÂIS_LPTIM_CLOCK_POLARITY(__POLARITY__) (((__POLARITY__) == LPTIM_CLOCKPOLARITY_RISING) || ((__POLARITY__) == LPTIM_CLOCKPOLARITY_FALLING) || ((__POLARITY__) == LPTIM_CLOCKPOLARITY_RISING_FALLING)) ÆIS_LPTIM_TRG_SOURCE(__TRIG__) (((__TRIG__) == LPTIM_TRIGSOURCE_SOFTWARE) || ((__TRIG__) == LPTIM_TRIGSOURCE_0) || ((__TRIG__) == LPTIM_TRIGSOURCE_1) || ((__TRIG__) == LPTIM_TRIGSOURCE_2) || ((__TRIG__) == LPTIM_TRIGSOURCE_3) || ((__TRIG__) == LPTIM_TRIGSOURCE_4) || ((__TRIG__) == LPTIM_TRIGSOURCE_5) || ((__TRIG__) == LPTIM_TRIGSOURCE_6) || ((__TRIG__) == LPTIM_TRIGSOURCE_7)) ÐIS_LPTIM_EXT_TRG_POLARITY(__POLARITY__) (((__POLARITY__) == LPTIM_ACTIVEEDGE_RISING ) || ((__POLARITY__) == LPTIM_ACTIVEEDGE_FALLING ) || ((__POLARITY__) == LPTIM_ACTIVEEDGE_RISING_FALLING )) ÔIS_LPTIM_TRIG_SAMPLE_TIME(__SAMPLETIME__) (((__SAMPLETIME__) == LPTIM_TRIGSAMPLETIME_DIRECTTRANSITION) || ((__SAMPLETIME__) == LPTIM_TRIGSAMPLETIME_2TRANSITIONS ) || ((__SAMPLETIME__) == LPTIM_TRIGSAMPLETIME_4TRANSITIONS ) || ((__SAMPLETIME__) == LPTIM_TRIGSAMPLETIME_8TRANSITIONS )) ÙIS_LPTIM_UPDATE_MODE(__MODE__) (((__MODE__) == LPTIM_UPDATE_IMMEDIATE) || ((__MODE__) == LPTIM_UPDATE_ENDOFPERIOD)) ÜIS_LPTIM_COUNTER_SOURCE(__SOURCE__) (((__SOURCE__) == LPTIM_COUNTERSOURCE_INTERNAL) || ((__SOURCE__) == LPTIM_COUNTERSOURCE_EXTERNAL)) ßIS_LPTIM_AUTORELOAD(__AUTORELOAD__) ((0x00000001UL <= (__AUTORELOAD__)) && ((__AUTORELOAD__) <= 0x0000FFFFUL)) âIS_LPTIM_COMPARE(__COMPARE__) ((__COMPARE__) <= 0x0000FFFFUL) äIS_LPTIM_PERIOD(__PERIOD__) ((0x00000001UL <= (__PERIOD__)) && ((__PERIOD__) <= 0x0000FFFFUL)) çIS_LPTIM_PULSE(__PULSE__) ((__PULSE__) <= 0x0000FFFFUL) __STM32L0xx_HAL_FLASH_EX_H )FLASH_NBPAGES_MAX (FLASH_SIZE / FLASH_PAGE_SIZE) +WRP_MASK_LOW (0x0000FFFFU) ,WRP_MASK_HIGH (0xFFFF0000U) 6IS_FLASH_TYPEERASE(__VALUE__) (((__VALUE__) == FLASH_TYPEERASE_PAGES)) 8IS_OPTIONBYTE(__VALUE__) (((__VALUE__) <= (OPTIONBYTE_WRP | OPTIONBYTE_RDP | OPTIONBYTE_USER | OPTIONBYTE_BOR | OPTIONBYTE_BOOT_BIT1))) ;IS_WRPSTATE(__VALUE__) (((__VALUE__) == OB_WRPSTATE_DISABLE) || ((__VALUE__) == OB_WRPSTATE_ENABLE)) >IS_OB_WRP(__PAGE__) (((__PAGE__) != 0x0000000U)) @IS_OB_RDP(__LEVEL__) (((__LEVEL__) == OB_RDP_LEVEL_0) || ((__LEVEL__) == OB_RDP_LEVEL_1) || ((__LEVEL__) == OB_RDP_LEVEL_2)) DIS_OB_BOR_LEVEL(__LEVEL__) (((__LEVEL__) == OB_BOR_OFF) || ((__LEVEL__) == OB_BOR_LEVEL1) || ((__LEVEL__) == OB_BOR_LEVEL2) || ((__LEVEL__) == OB_BOR_LEVEL3) || ((__LEVEL__) == OB_BOR_LEVEL4) || ((__LEVEL__) == OB_BOR_LEVEL5)) KIS_OB_IWDG_SOURCE(__SOURCE__) (((__SOURCE__) == OB_IWDG_SW) || ((__SOURCE__) == OB_IWDG_HW)) MIS_OB_STOP_SOURCE(__SOURCE__) (((__SOURCE__) == OB_STOP_NORST) || ((__SOURCE__) == OB_STOP_RST)) OIS_OB_STDBY_SOURCE(__SOURCE__) (((__SOURCE__) == OB_STDBY_NORST) || ((__SOURCE__) == OB_STDBY_RST)) SIS_OBEX(__VALUE__) (((__VALUE__) <= (OPTIONBYTE_PCROP | OPTIONBYTE_BOOTCONFIG)) && ((__VALUE__) != 0U)) aIS_PCROPSTATE(__VALUE__) (((__VALUE__) == OB_PCROP_STATE_DISABLE) || ((__VALUE__) == OB_PCROP_STATE_ENABLE)) dIS_OB_PCROP(__PAGE__) (((__PAGE__) != 0x0000000U)) iIS_OB_BOOT_BANK(__BANK__) (((__BANK__) == OB_BOOT_BANK2) || ((__BANK__) == OB_BOOT_BANK1)) mIS_OB_BOOT1(__BOOT_BIT1__) (((__BOOT_BIT1__) == OB_BOOT_BIT1_RESET) || ((__BOOT_BIT1__) == OB_BOOT_BIT1_SET)) nIS_TYPEPROGRAMDATA(__VALUE__) (((__VALUE__) == FLASH_TYPEPROGRAMDATA_BYTE) || ((__VALUE__) == FLASH_TYPEPROGRAMDATA_HALFWORD) || ((__VALUE__) == FLASH_TYPEPROGRAMDATA_WORD)) tIS_FLASH_DATA_ADDRESS(__ADDRESS__) (((__ADDRESS__) >= DATA_EEPROM_BASE) && ((__ADDRESS__) <= DATA_EEPROM_BANK2_END)) uIS_FLASH_DATA_BANK1_ADDRESS(__ADDRESS__) (((__ADDRESS__) >= DATA_EEPROM_BASE) && ((__ADDRESS__) <= DATA_EEPROM_BANK1_END)) vIS_FLASH_DATA_BANK2_ADDRESS(__ADDRESS__) (((__ADDRESS__) >= DATA_EEPROM_BANK2_BASE) && ((__ADDRESS__) <= DATA_EEPROM_BANK2_END)) wIS_FLASH_PROGRAM_ADDRESS(__ADDRESS__) (((__ADDRESS__) >= FLASH_BASE) && ((__ADDRESS__) < (FLASH_BASE + FLASH_SIZE))) xIS_FLASH_PROGRAM_BANK1_ADDRESS(__ADDRESS__) (((__ADDRESS__) >= FLASH_BASE) && ((__ADDRESS__) < (FLASH_BASE + (FLASH_SIZE >> 1)))) yIS_FLASH_PROGRAM_BANK2_ADDRESS(__ADDRESS__) (((__ADDRESS__) >= FLASH_BANK2_BASE) && ((__ADDRESS__) < (FLASH_BASE + FLASH_SIZE))) IS_NBPAGES(__PAGES__) (((__PAGES__) >= 1) && ((__PAGES__) <= FLASH_NBPAGES_MAX)) ñFLASH_TYPEERASE_PAGES (0x00U) úOPTIONBYTE_WRP (0x01U) ûOPTIONBYTE_RDP (0x02U) üOPTIONBYTE_USER (0x04U) ýOPTIONBYTE_BOR (0x08U) þOPTIONBYTE_BOOT_BIT1 (0x10U) OB_WRPSTATE_DISABLE (0x00U) OB_WRPSTATE_ENABLE (0x01U) »OB_WRP_Pages0to31 (0x00000001U) ¼OB_WRP_Pages32to63 (0x00000002U) ½OB_WRP_Pages64to95 (0x00000004U) ¾OB_WRP_Pages96to127 (0x00000008U) ¿OB_WRP_Pages128to159 (0x00000010U) ÀOB_WRP_Pages160to191 (0x00000020U) ÁOB_WRP_Pages192to223 (0x00000040U) ÂOB_WRP_Pages224to255 (0x00000080U) ÃOB_WRP_Pages256to287 (0x00000100U) ÄOB_WRP_Pages288to319 (0x00000200U) ÅOB_WRP_Pages320to351 (0x00000400U) ÆOB_WRP_Pages352to383 (0x00000800U) ÇOB_WRP_Pages384to415 (0x00001000U) ÈOB_WRP_Pages416to447 (0x00002000U) ÉOB_WRP_Pages448to479 (0x00004000U) ÊOB_WRP_Pages480to511 (0x00008000U) ËOB_WRP_Pages512to543 (0x00010000U) ÌOB_WRP_Pages544to575 (0x00020000U) ÍOB_WRP_Pages576to607 (0x00040000U) ÎOB_WRP_Pages608to639 (0x00080000U) ÏOB_WRP_Pages640to671 (0x00100000U) ÐOB_WRP_Pages672to703 (0x00200000U) ÑOB_WRP_Pages704to735 (0x00400000U) ÒOB_WRP_Pages736to767 (0x00800000U) ÓOB_WRP_Pages768to799 (0x01000000U) ÔOB_WRP_Pages800to831 (0x02000000U) ÕOB_WRP_Pages832to863 (0x04000000U) ÖOB_WRP_Pages864to895 (0x08000000U) ×OB_WRP_Pages896to927 (0x10000000U) ØOB_WRP_Pages928to959 (0x20000000U) ÙOB_WRP_Pages960to991 (0x40000000U) ÚOB_WRP_Pages992to1023 (0x80000000U) ÛOB_WRP_AllPages (0xFFFFFFFFU) ãOB_WRP2_Pages1024to1055 (0x00000001U) äOB_WRP2_Pages1056to1087 (0x00000002U) åOB_WRP2_Pages1088to1119 (0x00000004U) æOB_WRP2_Pages1120to1151 (0x00000008U) çOB_WRP2_Pages1152to1183 (0x00000010U) èOB_WRP2_Pages1184to1215 (0x00000020U) éOB_WRP2_Pages1216to1247 (0x00000040U) êOB_WRP2_Pages1248to1279 (0x00000080U) ëOB_WRP2_Pages1280to1311 (0x00000100U) ìOB_WRP2_Pages1312to1343 (0x00000200U) íOB_WRP2_Pages1344to1375 (0x00000400U) îOB_WRP2_Pages1376to1407 (0x00000800U) ïOB_WRP2_Pages1408to1439 (0x00001000U) ðOB_WRP2_Pages1440to1471 (0x00002000U) ñOB_WRP2_Pages1472to1503 (0x00004000U) òOB_WRP2_Pages1504to1535 (0x00008000U) óOB_WRP2_AllPages (0x0000FFFFU) üOB_RDP_LEVEL_0 ((uint8_t)0xAA) ýOB_RDP_LEVEL_1 ((uint8_t)0xBB) þOB_RDP_LEVEL_2 ((uint8_t)0xCC) OB_BOR_OFF ((uint8_t)0x00) OB_BOR_LEVEL1 ((uint8_t)0x08) OB_BOR_LEVEL2 ((uint8_t)0x09) OB_BOR_LEVEL3 ((uint8_t)0x0A) OB_BOR_LEVEL4 ((uint8_t)0x0B) OB_BOR_LEVEL5 ((uint8_t)0x0C) OB_IWDG_SW ((uint8_t)0x10) OB_IWDG_HW ((uint8_t)0x00) ¤OB_STOP_NORST ((uint8_t)0x20) ¥OB_STOP_RST ((uint8_t)0x00) ®OB_STDBY_NORST ((uint8_t)0x40) ¯OB_STDBY_RST ((uint8_t)0x00) »OPTIONBYTE_PCROP (0x01U) ÉOPTIONBYTE_BOOTCONFIG (0x02U) ÖOB_PCROP_STATE_DISABLE (0x00U) ×OB_PCROP_STATE_ENABLE (0x01U) àOB_PCROP_DESELECTED ((uint16_t)0x0000) áOB_PCROP_SELECTED ((uint16_t)FLASH_OPTR_WPRMOD) OB_PCROP_Pages0to31 (0x00000001U) OB_PCROP_Pages32to63 (0x00000002U) OB_PCROP_Pages64to95 (0x00000004U) OB_PCROP_Pages96to127 (0x00000008U) OB_PCROP_Pages128to159 (0x00000010U) OB_PCROP_Pages160to191 (0x00000020U) OB_PCROP_Pages192to223 (0x00000040U) OB_PCROP_Pages224to255 (0x00000080U) OB_PCROP_Pages256to287 (0x00000100U) OB_PCROP_Pages288to319 (0x00000200U) OB_PCROP_Pages320to351 (0x00000400U) ¡OB_PCROP_Pages352to383 (0x00000800U) ¢OB_PCROP_Pages384to415 (0x00001000U) £OB_PCROP_Pages416to447 (0x00002000U) ¤OB_PCROP_Pages448to479 (0x00004000U) ¥OB_PCROP_Pages480to511 (0x00008000U) ¦OB_PCROP_Pages512to543 (0x00010000U) §OB_PCROP_Pages544to575 (0x00020000U) ¨OB_PCROP_Pages576to607 (0x00040000U) ©OB_PCROP_Pages608to639 (0x00080000U) ªOB_PCROP_Pages640to671 (0x00100000U) «OB_PCROP_Pages672to703 (0x00200000U) ¬OB_PCROP_Pages704to735 (0x00400000U) OB_PCROP_Pages736to767 (0x00800000U) ®OB_PCROP_Pages768to799 (0x01000000U) ¯OB_PCROP_Pages800to831 (0x02000000U) °OB_PCROP_Pages832to863 (0x04000000U) ±OB_PCROP_Pages864to895 (0x08000000U) ²OB_PCROP_Pages896to927 (0x10000000U) ³OB_PCROP_Pages928to959 (0x20000000U) ´OB_PCROP_Pages960to991 (0x40000000U) µOB_PCROP_Pages992to1023 (0x80000000U) ¶OB_PCROP_AllPages (0xFFFFFFFFU) ¾OB_PCROP2_Pages1024to1055 (0x00000001U) ¿OB_PCROP2_Pages1056to1087 (0x00000002U) ÀOB_PCROP2_Pages1088to1119 (0x00000004U) ÁOB_PCROP2_Pages1120to1151 (0x00000008U) ÂOB_PCROP2_Pages1152to1183 (0x00000010U) ÃOB_PCROP2_Pages1184to1215 (0x00000020U) ÄOB_PCROP2_Pages1216to1247 (0x00000040U) ÅOB_PCROP2_Pages1248to1279 (0x00000080U) ÆOB_PCROP2_Pages1280to1311 (0x00000100U) ÇOB_PCROP2_Pages1312to1343 (0x00000200U) ÈOB_PCROP2_Pages1344to1375 (0x00000400U) ÉOB_PCROP2_Pages1376to1407 (0x00000800U) ÊOB_PCROP2_Pages1408to1439 (0x00001000U) ËOB_PCROP2_Pages1440to1471 (0x00002000U) ÌOB_PCROP2_Pages1472to1503 (0x00004000U) ÍOB_PCROP2_Pages1504to1535 (0x00008000U) ÎOB_PCROP2_AllPages (0x0000FFFFU) ×OB_BOOT_BIT1_RESET (uint8_t)(0x00) ØOB_BOOT_BIT1_SET (uint8_t)(0x01) àFLASH_TYPEPROGRAMDATA_BYTE (0x00U) áFLASH_TYPEPROGRAMDATA_HALFWORD (0x01U) âFLASH_TYPEPROGRAMDATA_WORD (0x02U) îOB_BOOT_BANK1 ((uint8_t)0x00) ðOB_BOOT_BANK2 ((uint8_t)(FLASH_OPTR_BFB2 >> 16)) __HAL_FLASH_SET_LATENCY(__LATENCY__) MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(__LATENCY__)) __HAL_FLASH_GET_LATENCY() (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)) __HAL_FLASH_PREFETCH_BUFFER_ENABLE() SET_BIT((FLASH->ACR), FLASH_ACR_PRFTEN) __HAL_FLASH_PREFETCH_BUFFER_DISABLE() CLEAR_BIT((FLASH->ACR), FLASH_ACR_PRFTEN) ¦__HAL_FLASH_BUFFER_CACHE_ENABLE() CLEAR_BIT((FLASH->ACR), FLASH_ACR_DISAB_BUF) ¬__HAL_FLASH_BUFFER_CACHE_DISABLE() SET_BIT((FLASH->ACR), FLASH_ACR_DISAB_BUF) ²__HAL_FLASH_PREREAD_BUFFER_ENABLE() SET_BIT((FLASH->ACR), FLASH_ACR_PRE_READ) ¸__HAL_FLASH_PREREAD_BUFFER_DISABLE() CLEAR_BIT((FLASH->ACR), FLASH_ACR_PRE_READ) ¾__HAL_FLASH_SLEEP_POWERDOWN_ENABLE() SET_BIT(FLASH->ACR, FLASH_ACR_SLEEP_PD) Ä__HAL_FLASH_SLEEP_POWERDOWN_DISABLE() CLEAR_BIT(FLASH->ACR, FLASH_ACR_SLEEP_PD) Ë__HAL_FLASH_POWER_DOWN_ENABLE() do { FLASH->PDKEYR = FLASH_PDKEY1; FLASH->PDKEYR = FLASH_PDKEY2; SET_BIT((FLASH->ACR), FLASH_ACR_RUN_PD); } while (0) Õ__HAL_FLASH_POWER_DOWN_DISABLE() do { FLASH->PDKEYR = FLASH_PDKEY1; FLASH->PDKEYR = FLASH_PDKEY2; CLEAR_BIT((FLASH->ACR), FLASH_ACR_RUN_PD); } while (0) __STM32L0xx_HAL_ADC_H åHAL_ADC_STATE_RESET (0x00000000U) æHAL_ADC_STATE_READY (0x00000001U) çHAL_ADC_STATE_BUSY_INTERNAL (0x00000002U) èHAL_ADC_STATE_TIMEOUT (0x00000004U) ëHAL_ADC_STATE_ERROR_INTERNAL (0x00000010U) ìHAL_ADC_STATE_ERROR_CONFIG (0x00000020U) íHAL_ADC_STATE_ERROR_DMA (0x00000040U) ðHAL_ADC_STATE_REG_BUSY (0x00000100U) òHAL_ADC_STATE_REG_EOC (0x00000200U) óHAL_ADC_STATE_REG_OVR (0x00000400U) ôHAL_ADC_STATE_REG_EOSMP (0x00000800U) ÷HAL_ADC_STATE_INJ_BUSY (0x00001000U) ùHAL_ADC_STATE_INJ_EOC (0x00002000U) úHAL_ADC_STATE_INJ_JQOVF (0x00004000U) ýHAL_ADC_STATE_AWD1 (0x00010000U) þHAL_ADC_STATE_AWD2 (0x00020000U) ÿHAL_ADC_STATE_AWD3 (0x00040000U) HAL_ADC_STATE_MULTIMODE_SLAVE (0x00100000U) ÆHAL_ADC_ERROR_NONE (0x00U) ÇHAL_ADC_ERROR_INTERNAL (0x01U) ÉHAL_ADC_ERROR_OVR (0x02U) ÊHAL_ADC_ERROR_DMA (0x04U) ÜADC_ENABLE_TIMEOUT 10U ÝADC_DISABLE_TIMEOUT 10U ÞADC_STOP_CONVERSION_TIMEOUT 10U âADC_DELAY_10US_MIN_CPU_CYCLES 1800U êADC_CLOCK_ASYNC_DIV1 (0x00000000U) ëADC_CLOCK_ASYNC_DIV2 (ADC_CCR_PRESC_0) ìADC_CLOCK_ASYNC_DIV4 (ADC_CCR_PRESC_1) íADC_CLOCK_ASYNC_DIV6 (ADC_CCR_PRESC_1 | ADC_CCR_PRESC_0) îADC_CLOCK_ASYNC_DIV8 (ADC_CCR_PRESC_2) ïADC_CLOCK_ASYNC_DIV10 (ADC_CCR_PRESC_2 | ADC_CCR_PRESC_0) ðADC_CLOCK_ASYNC_DIV12 (ADC_CCR_PRESC_2 | ADC_CCR_PRESC_1) ñADC_CLOCK_ASYNC_DIV16 (ADC_CCR_PRESC_2 | ADC_CCR_PRESC_1 | ADC_CCR_PRESC_0) òADC_CLOCK_ASYNC_DIV32 (ADC_CCR_PRESC_3) óADC_CLOCK_ASYNC_DIV64 (ADC_CCR_PRESC_3 | ADC_CCR_PRESC_0) ôADC_CLOCK_ASYNC_DIV128 (ADC_CCR_PRESC_3 | ADC_CCR_PRESC_1) õADC_CLOCK_ASYNC_DIV256 (ADC_CCR_PRESC_3 | ADC_CCR_PRESC_1 | ADC_CCR_PRESC_0) ÷ADC_CLOCK_SYNC_PCLK_DIV1 (ADC_CFGR2_CKMODE) ûADC_CLOCK_SYNC_PCLK_DIV2 (ADC_CFGR2_CKMODE_0) üADC_CLOCK_SYNC_PCLK_DIV4 (ADC_CFGR2_CKMODE_1)
ADC_RESOLUTION_12B (0x00000000U) ADC_RESOLUTION_10B (ADC_CFGR1_RES_0) ADC_RESOLUTION_8B (ADC_CFGR1_RES_1) ADC_RESOLUTION_6B (ADC_CFGR1_RES) ADC_DATAALIGN_RIGHT (0x00000000U) ADC_DATAALIGN_LEFT (ADC_CFGR1_ALIGN) ADC_EXTERNALTRIGCONVEDGE_NONE (0x00000000U) ADC_EXTERNALTRIGCONVEDGE_RISING (ADC_CFGR1_EXTEN_0) ADC_EXTERNALTRIGCONVEDGE_FALLING (ADC_CFGR1_EXTEN_1) ADC_EXTERNALTRIGCONVEDGE_RISINGFALLING (ADC_CFGR1_EXTEN) ¤ADC_EOC_SINGLE_CONV (ADC_ISR_EOC) ¥ADC_EOC_SEQ_CONV (ADC_ISR_EOS) ADC_OVR_DATA_PRESERVED (0x00000000U) ®ADC_OVR_DATA_OVERWRITTEN (ADC_CFGR1_OVRMOD) ·ADC_RANK_CHANNEL_NUMBER (0x00001000U) ¸ADC_RANK_NONE (0x00001001U) ÁADC_CHANNEL_0 (ADC_CHSELR_CHSEL0) ÂADC_CHANNEL_1 ((uint32_t)(ADC_CHSELR_CHSEL1) | ADC_CFGR1_AWDCH_0) ÃADC_CHANNEL_2 ((uint32_t)(ADC_CHSELR_CHSEL2) | ADC_CFGR1_AWDCH_1) ÄADC_CHANNEL_3 ((uint32_t)(ADC_CHSELR_CHSEL3)| ADC_CFGR1_AWDCH_1 | ADC_CFGR1_AWDCH_0) ÅADC_CHANNEL_4 ((uint32_t)(ADC_CHSELR_CHSEL4)| ADC_CFGR1_AWDCH_2) ÆADC_CHANNEL_5 ((uint32_t)(ADC_CHSELR_CHSEL5)| ADC_CFGR1_AWDCH_2| ADC_CFGR1_AWDCH_0) ÇADC_CHANNEL_6 ((uint32_t)(ADC_CHSELR_CHSEL6)| ADC_CFGR1_AWDCH_2| ADC_CFGR1_AWDCH_1) ÈADC_CHANNEL_7 ((uint32_t)(ADC_CHSELR_CHSEL7)| ADC_CFGR1_AWDCH_2| ADC_CFGR1_AWDCH_1 | ADC_CFGR1_AWDCH_0) ÉADC_CHANNEL_8 ((uint32_t)(ADC_CHSELR_CHSEL8)| ADC_CFGR1_AWDCH_3) ÊADC_CHANNEL_9 ((uint32_t)(ADC_CHSELR_CHSEL9)| ADC_CFGR1_AWDCH_3| ADC_CFGR1_AWDCH_0) ËADC_CHANNEL_10 ((uint32_t)(ADC_CHSELR_CHSEL10)| ADC_CFGR1_AWDCH_3| ADC_CFGR1_AWDCH_1) ÌADC_CHANNEL_11 ((uint32_t)(ADC_CHSELR_CHSEL11)| ADC_CFGR1_AWDCH_3| ADC_CFGR1_AWDCH_1| ADC_CFGR1_AWDCH_0) ÍADC_CHANNEL_12 ((uint32_t)(ADC_CHSELR_CHSEL12)| ADC_CFGR1_AWDCH_3| ADC_CFGR1_AWDCH_2) ÎADC_CHANNEL_13 ((uint32_t)(ADC_CHSELR_CHSEL13)| ADC_CFGR1_AWDCH_3| ADC_CFGR1_AWDCH_2| ADC_CFGR1_AWDCH_0) ÏADC_CHANNEL_14 ((uint32_t)(ADC_CHSELR_CHSEL14)| ADC_CFGR1_AWDCH_3| ADC_CFGR1_AWDCH_2| ADC_CFGR1_AWDCH_1) ÐADC_CHANNEL_15 ((uint32_t)(ADC_CHSELR_CHSEL15)| ADC_CFGR1_AWDCH_3| ADC_CFGR1_AWDCH_2| ADC_CFGR1_AWDCH_1| ADC_CFGR1_AWDCH_0) ÔADC_CHANNEL_17 ((uint32_t)(ADC_CHSELR_CHSEL17)| ADC_CFGR1_AWDCH_4| ADC_CFGR1_AWDCH_0) ÕADC_CHANNEL_18 ((uint32_t)(ADC_CHSELR_CHSEL18)| ADC_CFGR1_AWDCH_4| ADC_CFGR1_AWDCH_1) ÛADC_CHANNEL_VREFINT ADC_CHANNEL_17 ÝADC_CHANNEL_TEMPSENSOR ADC_CHANNEL_18 æADC_CHANNEL_MASK (0x0007FFFFU) çADC_CHANNEL_AWD_MASK (0x7C000000U) ïADC_SAMPLETIME_1CYCLE_5 (0x00000000U) ðADC_SAMPLETIME_3CYCLES_5 (ADC_SMPR_SMPR_0) ñADC_SAMPLETIME_7CYCLES_5 (ADC_SMPR_SMPR_1) òADC_SAMPLETIME_12CYCLES_5 ((uint32_t)(ADC_SMPR_SMPR_1 | ADC_SMPR_SMPR_0)) óADC_SAMPLETIME_19CYCLES_5 (ADC_SMPR_SMPR_2) ôADC_SAMPLETIME_39CYCLES_5 ((uint32_t)(ADC_SMPR_SMPR_2 | ADC_SMPR_SMPR_0)) õADC_SAMPLETIME_79CYCLES_5 ((uint32_t)(ADC_SMPR_SMPR_2 | ADC_SMPR_SMPR_1)) öADC_SAMPLETIME_160CYCLES_5 (ADC_SMPR_SMPR) ADC_SCAN_DIRECTION_FORWARD (0x00000001U) ADC_SCAN_DIRECTION_BACKWARD (0x00000002U) ADC_SCAN_ENABLE ADC_SCAN_DIRECTION_FORWARD ADC_OVERSAMPLING_RATIO_2 (0x00000000U) ADC_OVERSAMPLING_RATIO_4 (0x00000004U) ADC_OVERSAMPLING_RATIO_8 (0x00000008U) ADC_OVERSAMPLING_RATIO_16 (0x0000000CU) ADC_OVERSAMPLING_RATIO_32 (0x00000010U) ADC_OVERSAMPLING_RATIO_64 (0x00000014U) ADC_OVERSAMPLING_RATIO_128 (0x00000018U) ADC_OVERSAMPLING_RATIO_256 (0x0000001CU) ¤ADC_RIGHTBITSHIFT_NONE (0x00000000U) ¥ADC_RIGHTBITSHIFT_1 (0x00000020U) ¦ADC_RIGHTBITSHIFT_2 (0x00000040U) §ADC_RIGHTBITSHIFT_3 (0x00000060U) ¨ADC_RIGHTBITSHIFT_4 (0x00000080U) ©ADC_RIGHTBITSHIFT_5 (0x000000A0U) ªADC_RIGHTBITSHIFT_6 (0x000000C0U) «ADC_RIGHTBITSHIFT_7 (0x000000E0U) ¬ADC_RIGHTBITSHIFT_8 (0x00000100U) ´ADC_TRIGGEREDMODE_SINGLE_TRIGGER (0x00000000U) µADC_TRIGGEREDMODE_MULTI_TRIGGER (0x00000200U) ½ADC_ANALOGWATCHDOG_NONE (0x00000000U) ¾ADC_ANALOGWATCHDOG_SINGLE_REG ((uint32_t)(ADC_CFGR1_AWDSGL | ADC_CFGR1_AWDEN)) ¿ADC_ANALOGWATCHDOG_ALL_REG ( ADC_CFGR1_AWDEN) ÇADC_REGULAR_GROUP ((uint32_t)(ADC_FLAG_EOC | ADC_FLAG_EOS)) ÏADC_AWD_EVENT (ADC_FLAG_AWD) ÐADC_OVR_EVENT (ADC_FLAG_OVR) ØADC_IT_RDY ADC_IER_ADRDYIE ÙADC_IT_EOSMP ADC_IER_EOSMPIE ÚADC_IT_EOC ADC_IER_EOCIE ÛADC_IT_EOS ADC_IER_EOSEQIE ÜADC_IT_OVR ADC_IER_OVRIE ÝADC_IT_AWD ADC_IER_AWDIE ÞADC_IT_EOCAL ADC_IER_EOCALIE æADC_FLAG_RDY ADC_ISR_ADRDY çADC_FLAG_EOSMP ADC_ISR_EOSMP èADC_FLAG_EOC ADC_ISR_EOC éADC_FLAG_EOS ADC_ISR_EOSEQ êADC_FLAG_OVR ADC_ISR_OVR ëADC_FLAG_AWD ADC_ISR_AWD ìADC_FLAG_EOCAL ADC_ISR_EOCAL ïADC_FLAG_ALL (ADC_FLAG_RDY | ADC_FLAG_EOSMP | ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR | ADC_FLAG_AWD | ADC_FLAG_EOCAL) __HAL_ADC_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_ADC_STATE_RESET) __HAL_ADC_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR |= ADC_CR_ADEN) ADC_ENABLING_CONDITIONS(__HANDLE__) (( ( ((__HANDLE__)->Instance->CR) & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN ) ) == RESET ) ? SET : RESET) ¦__HAL_ADC_DISABLE(__HANDLE__) do{ (__HANDLE__)->Instance->CR |= ADC_CR_ADDIS; __HAL_ADC_CLEAR_FLAG((__HANDLE__), (ADC_FLAG_EOSMP | ADC_FLAG_RDY)); } while(0) ±ADC_DISABLING_CONDITIONS(__HANDLE__) (( ( ((__HANDLE__)->Instance->CR) & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN ) ? SET : RESET) »ADC_IS_ENABLE(__HANDLE__) (( ((((__HANDLE__)->Instance->CR) & (ADC_CR_ADEN | ADC_CR_ADDIS)) == ADC_CR_ADEN) && ((((__HANDLE__)->Instance->ISR) & ADC_FLAG_RDY) == ADC_FLAG_RDY) ) ? SET : RESET) ÅADC_GET_RESOLUTION(__HANDLE__) (((__HANDLE__)->Instance->CFGR1) & ADC_CFGR1_RES) ÌADC_IS_SOFTWARE_START_REGULAR(__HANDLE__) (((__HANDLE__)->Instance->CFGR1 & ADC_CFGR1_EXTEN) == RESET) ÖADC_IS_CONVERSION_ONGOING_REGULAR(__HANDLE__) (( (((__HANDLE__)->Instance->CR) & ADC_CR_ADSTART) == RESET ) ? RESET : SET) ßADC_CONTINUOUS(_CONTINUOUS_MODE_) ((_CONTINUOUS_MODE_) << 13U) æADC_SCANDIR(_SCAN_MODE_) ( ( (_SCAN_MODE_) == (ADC_SCAN_DIRECTION_BACKWARD) )? (ADC_CFGR1_SCANDIR) : (0x00000000U) ) ð__HAL_ADC_CFGR1_DISCONTINUOUS_NUM(_NBR_DISCONTINUOUS_CONV_) (((_NBR_DISCONTINUOUS_CONV_) - 1U) << 17U) ÷ADC_DMACONTREQ(_DMAContReq_MODE_) ((_DMAContReq_MODE_) << 1U) þ__HAL_ADC_CFGR1_AutoDelay(_AutoDelay_) ((_AutoDelay_) << 14U)
__HAL_ADC_CFGR1_AUTOFF(_AUTOFF_) ((_AUTOFF_) << 15U) ADC_TRX_HIGHTHRESHOLD(_Threshold_) ((_Threshold_) << 16U) __HAL_ADC_CCR_LOWFREQUENCY(_LOW_FREQUENCY_MODE_) ((_LOW_FREQUENCY_MODE_) << 25U) ¡ADC_OFFSET_SHIFT_RESOLUTION(__HANDLE__,_Offset_) ((_Offset_) << ((((__HANDLE__)->Instance->CFGR & ADC_CFGR1_RES) >> 3U)*2U)) °ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(__HANDLE__,_Threshold_) ((_Threshold_) << ((((__HANDLE__)->Instance->CFGR1 & ADC_CFGR1_RES) >> 3U)*2U)) ¹__HAL_ADC_Value_Shift_left(_Value_,_Shift_) ((_Value_) << (_Shift_)) Â__HAL_ADC_ENABLE_IT(__HANDLE__,__INTERRUPT__) (((__HANDLE__)->Instance->IER) |= (__INTERRUPT__)) Ë__HAL_ADC_DISABLE_IT(__HANDLE__,__INTERRUPT__) (((__HANDLE__)->Instance->IER) &= ~(__INTERRUPT__)) Õ__HAL_ADC_GET_IT_SOURCE(__HANDLE__,__INTERRUPT__) (((__HANDLE__)->Instance->IER & (__INTERRUPT__)) == (__INTERRUPT__)) ß__HAL_ADC_CLEAR_FLAG(__HANDLE__,__FLAG__) (((__HANDLE__)->Instance->ISR) = (__FLAG__)) è__HAL_ADC_GET_FLAG(__HANDLE__,__FLAG__) ((((__HANDLE__)->Instance->ISR) & (__FLAG__)) == (__FLAG__)) óADC_STATE_CLR_SET MODIFY_REG úADC_CLEAR_ERRORCODE(__HANDLE__) ((__HANDLE__)->ErrorCode = HAL_ADC_ERROR_NONE) __HAL_ADC_CLOCK_PRESCALER(__HANDLE__) do{ if ((((__HANDLE__)->Init.ClockPrescaler) == ADC_CLOCK_SYNC_PCLK_DIV1) || (((__HANDLE__)->Init.ClockPrescaler) == ADC_CLOCK_SYNC_PCLK_DIV2) || (((__HANDLE__)->Init.ClockPrescaler) == ADC_CLOCK_SYNC_PCLK_DIV4)) { (__HANDLE__)->Instance->CFGR2 &= ~(ADC_CFGR2_CKMODE); (__HANDLE__)->Instance->CFGR2 |= (__HANDLE__)->Init.ClockPrescaler; } else { (__HANDLE__)->Instance->CFGR2 &= ~(ADC_CFGR2_CKMODE); ADC->CCR &= ~(ADC_CCR_PRESC); ADC->CCR |= (__HANDLE__)->Init.ClockPrescaler; } } while(0) IS_ADC_CLOCKPRESCALER(ADC_CLOCK) (((ADC_CLOCK) == ADC_CLOCK_ASYNC_DIV1) || ((ADC_CLOCK) == ADC_CLOCK_SYNC_PCLK_DIV1) || ((ADC_CLOCK) == ADC_CLOCK_SYNC_PCLK_DIV2) || ((ADC_CLOCK) == ADC_CLOCK_SYNC_PCLK_DIV4) || ((ADC_CLOCK) == ADC_CLOCK_ASYNC_DIV1 ) || ((ADC_CLOCK) == ADC_CLOCK_ASYNC_DIV2 ) || ((ADC_CLOCK) == ADC_CLOCK_ASYNC_DIV4 ) || ((ADC_CLOCK) == ADC_CLOCK_ASYNC_DIV6 ) || ((ADC_CLOCK) == ADC_CLOCK_ASYNC_DIV8 ) || ((ADC_CLOCK) == ADC_CLOCK_ASYNC_DIV10 ) || ((ADC_CLOCK) == ADC_CLOCK_ASYNC_DIV12 ) || ((ADC_CLOCK) == ADC_CLOCK_ASYNC_DIV16 ) || ((ADC_CLOCK) == ADC_CLOCK_ASYNC_DIV32 ) || ((ADC_CLOCK) == ADC_CLOCK_ASYNC_DIV64 ) || ((ADC_CLOCK) == ADC_CLOCK_ASYNC_DIV128 ) || ((ADC_CLOCK) == ADC_CLOCK_ASYNC_DIV256)) ¨IS_ADC_RESOLUTION(RESOLUTION) (((RESOLUTION) == ADC_RESOLUTION_12B) || ((RESOLUTION) == ADC_RESOLUTION_10B) || ((RESOLUTION) == ADC_RESOLUTION_8B) || ((RESOLUTION) == ADC_RESOLUTION_6B)) IS_ADC_RESOLUTION_8_6_BITS(RESOLUTION) (((RESOLUTION) == ADC_RESOLUTION_8B) || ((RESOLUTION) == ADC_RESOLUTION_6B)) °IS_ADC_DATA_ALIGN(ALIGN) (((ALIGN) == ADC_DATAALIGN_RIGHT) || ((ALIGN) == ADC_DATAALIGN_LEFT)) ³IS_ADC_EXTTRIG_EDGE(EDGE) (((EDGE) == ADC_EXTERNALTRIGCONVEDGE_NONE) || ((EDGE) == ADC_EXTERNALTRIGCONVEDGE_RISING) || ((EDGE) == ADC_EXTERNALTRIGCONVEDGE_FALLING) || ((EDGE) == ADC_EXTERNALTRIGCONVEDGE_RISINGFALLING)) ¸IS_ADC_EOC_SELECTION(EOC_SELECTION) (((EOC_SELECTION) == ADC_EOC_SINGLE_CONV) || ((EOC_SELECTION) == ADC_EOC_SEQ_CONV)) »IS_ADC_OVERRUN(OVR) (((OVR) == ADC_OVR_DATA_PRESERVED) || ((OVR) == ADC_OVR_DATA_OVERWRITTEN)) ¾IS_ADC_RANK(WATCHDOG) (((WATCHDOG) == ADC_RANK_CHANNEL_NUMBER) || ((WATCHDOG) == ADC_RANK_NONE)) ÖIS_ADC_CHANNEL(CHANNEL) (((CHANNEL) == ADC_CHANNEL_0) || ((CHANNEL) == ADC_CHANNEL_1) || ((CHANNEL) == ADC_CHANNEL_2) || ((CHANNEL) == ADC_CHANNEL_3) || ((CHANNEL) == ADC_CHANNEL_4) || ((CHANNEL) == ADC_CHANNEL_5) || ((CHANNEL) == ADC_CHANNEL_6) || ((CHANNEL) == ADC_CHANNEL_7) || ((CHANNEL) == ADC_CHANNEL_8) || ((CHANNEL) == ADC_CHANNEL_9) || ((CHANNEL) == ADC_CHANNEL_10) || ((CHANNEL) == ADC_CHANNEL_11) || ((CHANNEL) == ADC_CHANNEL_12) || ((CHANNEL) == ADC_CHANNEL_13) || ((CHANNEL) == ADC_CHANNEL_14) || ((CHANNEL) == ADC_CHANNEL_15) || ((CHANNEL) == ADC_CHANNEL_TEMPSENSOR) || ((CHANNEL) == ADC_CHANNEL_VREFINT)) üIS_ADC_SAMPLE_TIME(TIME) (((TIME) == ADC_SAMPLETIME_1CYCLE_5 ) || ((TIME) == ADC_SAMPLETIME_3CYCLES_5 ) || ((TIME) == ADC_SAMPLETIME_7CYCLES_5 ) || ((TIME) == ADC_SAMPLETIME_12CYCLES_5 ) || ((TIME) == ADC_SAMPLETIME_19CYCLES_5 ) || ((TIME) == ADC_SAMPLETIME_39CYCLES_5 ) || ((TIME) == ADC_SAMPLETIME_79CYCLES_5 ) || ((TIME) == ADC_SAMPLETIME_160CYCLES_5))
IS_ADC_SCAN_MODE(SCAN_MODE) (((SCAN_MODE) == ADC_SCAN_DIRECTION_FORWARD) || ((SCAN_MODE) == ADC_SCAN_DIRECTION_BACKWARD)) IS_ADC_OVERSAMPLING_RATIO(RATIO) (((RATIO) == ADC_OVERSAMPLING_RATIO_2 ) || ((RATIO) == ADC_OVERSAMPLING_RATIO_4 ) || ((RATIO) == ADC_OVERSAMPLING_RATIO_8 ) || ((RATIO) == ADC_OVERSAMPLING_RATIO_16 ) || ((RATIO) == ADC_OVERSAMPLING_RATIO_32 ) || ((RATIO) == ADC_OVERSAMPLING_RATIO_64 ) || ((RATIO) == ADC_OVERSAMPLING_RATIO_128 ) || ((RATIO) == ADC_OVERSAMPLING_RATIO_256 )) IS_ADC_RIGHT_BIT_SHIFT(SHIFT) (((SHIFT) == ADC_RIGHTBITSHIFT_NONE) || ((SHIFT) == ADC_RIGHTBITSHIFT_1 ) || ((SHIFT) == ADC_RIGHTBITSHIFT_2 ) || ((SHIFT) == ADC_RIGHTBITSHIFT_3 ) || ((SHIFT) == ADC_RIGHTBITSHIFT_4 ) || ((SHIFT) == ADC_RIGHTBITSHIFT_5 ) || ((SHIFT) == ADC_RIGHTBITSHIFT_6 ) || ((SHIFT) == ADC_RIGHTBITSHIFT_7 ) || ((SHIFT) == ADC_RIGHTBITSHIFT_8 )) IS_ADC_TRIGGERED_OVERSAMPLING_MODE(MODE) (((MODE) == ADC_TRIGGEREDMODE_SINGLE_TRIGGER) || ((MODE) == ADC_TRIGGEREDMODE_MULTI_TRIGGER) ) IS_ADC_ANALOG_WATCHDOG_MODE(WATCHDOG) (((WATCHDOG) == ADC_ANALOGWATCHDOG_NONE ) || ((WATCHDOG) == ADC_ANALOGWATCHDOG_SINGLE_REG) || ((WATCHDOG) == ADC_ANALOGWATCHDOG_ALL_REG )) ¢IS_ADC_CONVERSION_GROUP(CONVERSION) ((CONVERSION) == ADC_REGULAR_GROUP) ¤IS_ADC_EVENT_TYPE(EVENT) (((EVENT) == ADC_AWD_EVENT) || ((EVENT) == ADC_OVR_EVENT)) ¬IS_ADC_RANGE(RESOLUTION,ADC_VALUE) ((((RESOLUTION) == ADC_RESOLUTION_12B) && ((ADC_VALUE) <= (0x0FFFU))) || (((RESOLUTION) == ADC_RESOLUTION_10B) && ((ADC_VALUE) <= (0x03FFU))) || (((RESOLUTION) == ADC_RESOLUTION_8B) && ((ADC_VALUE) <= (0x00FFU))) || (((RESOLUTION) == ADC_RESOLUTION_6B) && ((ADC_VALUE) <= (0x003FU)))) ¸IS_ADC_REGULAR_NB_CONV(LENGTH) (((LENGTH) >= (1U)) && ((LENGTH) <= (16U))) Â STM32L0xx_HAL_DMA_H HAL_DMA_ERROR_NONE 0x00000000U HAL_DMA_ERROR_TE 0x00000001U HAL_DMA_ERROR_NO_XFER 0x00000004U HAL_DMA_ERROR_TIMEOUT 0x00000020U HAL_DMA_ERROR_NOT_SUPPORTED 0x00000100U áDMA_REQUEST_0 0U âDMA_REQUEST_1 1U ãDMA_REQUEST_2 2U äDMA_REQUEST_3 3U åDMA_REQUEST_4 4U æDMA_REQUEST_5 5U çDMA_REQUEST_6 6U èDMA_REQUEST_7 7U éDMA_REQUEST_8 8U êDMA_REQUEST_9 9U ëDMA_REQUEST_10 10U ìDMA_REQUEST_12 12U íDMA_REQUEST_13 13U îDMA_REQUEST_14 14U ïDMA_REQUEST_15 15U ñIS_DMA_ALL_REQUEST(REQUEST) (((REQUEST) == DMA_REQUEST_0) || ((REQUEST) == DMA_REQUEST_1) || ((REQUEST) == DMA_REQUEST_2) || ((REQUEST) == DMA_REQUEST_3) || ((REQUEST) == DMA_REQUEST_4) || ((REQUEST) == DMA_REQUEST_5) || ((REQUEST) == DMA_REQUEST_6) || ((REQUEST) == DMA_REQUEST_7) || ((REQUEST) == DMA_REQUEST_8) || ((REQUEST) == DMA_REQUEST_9) || ((REQUEST) == DMA_REQUEST_10) || ((REQUEST) == DMA_REQUEST_12) || ((REQUEST) == DMA_REQUEST_13) || ((REQUEST) == DMA_REQUEST_14) || ((REQUEST) == DMA_REQUEST_15)) DMA_PERIPH_TO_MEMORY 0x00000000U DMA_MEMORY_TO_PERIPH DMA_CCR_DIR DMA_MEMORY_TO_MEMORY DMA_CCR_MEM2MEM DMA_PINC_ENABLE DMA_CCR_PINC DMA_PINC_DISABLE 0x00000000U DMA_MINC_ENABLE DMA_CCR_MINC DMA_MINC_DISABLE 0x00000000U ¨DMA_PDATAALIGN_BYTE 0x00000000U ©DMA_PDATAALIGN_HALFWORD DMA_CCR_PSIZE_0 ªDMA_PDATAALIGN_WORD DMA_CCR_PSIZE_1 ²DMA_MDATAALIGN_BYTE 0x00000000U ³DMA_MDATAALIGN_HALFWORD DMA_CCR_MSIZE_0 ´DMA_MDATAALIGN_WORD DMA_CCR_MSIZE_1 ¼DMA_NORMAL 0x00000000U ½DMA_CIRCULAR DMA_CCR_CIRC ÅDMA_PRIORITY_LOW 0x00000000U ÆDMA_PRIORITY_MEDIUM DMA_CCR_PL_0 ÇDMA_PRIORITY_HIGH DMA_CCR_PL_1 ÈDMA_PRIORITY_VERY_HIGH DMA_CCR_PL ÑDMA_IT_TC DMA_CCR_TCIE ÒDMA_IT_HT DMA_CCR_HTIE ÓDMA_IT_TE DMA_CCR_TEIE ÛDMA_FLAG_GL1 DMA_ISR_GIF1 ÜDMA_FLAG_TC1 DMA_ISR_TCIF1 ÝDMA_FLAG_HT1 DMA_ISR_HTIF1 ÞDMA_FLAG_TE1 DMA_ISR_TEIF1 ßDMA_FLAG_GL2 DMA_ISR_GIF2 àDMA_FLAG_TC2 DMA_ISR_TCIF2 áDMA_FLAG_HT2 DMA_ISR_HTIF2 âDMA_FLAG_TE2 DMA_ISR_TEIF2 ãDMA_FLAG_GL3 DMA_ISR_GIF3 äDMA_FLAG_TC3 DMA_ISR_TCIF3 åDMA_FLAG_HT3 DMA_ISR_HTIF3 æDMA_FLAG_TE3 DMA_ISR_TEIF3 çDMA_FLAG_GL4 DMA_ISR_GIF4 èDMA_FLAG_TC4 DMA_ISR_TCIF4 éDMA_FLAG_HT4 DMA_ISR_HTIF4 êDMA_FLAG_TE4 DMA_ISR_TEIF4 ëDMA_FLAG_GL5 DMA_ISR_GIF5 ìDMA_FLAG_TC5 DMA_ISR_TCIF5 íDMA_FLAG_HT5 DMA_ISR_HTIF5 îDMA_FLAG_TE5 DMA_ISR_TEIF5 ïDMA_FLAG_GL6 DMA_ISR_GIF6 ðDMA_FLAG_TC6 DMA_ISR_TCIF6 ñDMA_FLAG_HT6 DMA_ISR_HTIF6 òDMA_FLAG_TE6 DMA_ISR_TEIF6 óDMA_FLAG_GL7 DMA_ISR_GIF7 ôDMA_FLAG_TC7 DMA_ISR_TCIF7 õDMA_FLAG_HT7 DMA_ISR_HTIF7 öDMA_FLAG_TE7 DMA_ISR_TEIF7 __HAL_DMA_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_DMA_STATE_RESET) __HAL_DMA_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CCR |= DMA_CCR_EN) __HAL_DMA_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CCR &= ~DMA_CCR_EN) ©__HAL_DMA_GET_TC_FLAG_INDEX(__HANDLE__) (((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel1))? DMA_FLAG_TC1 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel2))? DMA_FLAG_TC2 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel3))? DMA_FLAG_TC3 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel4))? DMA_FLAG_TC4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel5))? DMA_FLAG_TC5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel6))? DMA_FLAG_TC6 : DMA_FLAG_TC7) ¿__HAL_DMA_GET_HT_FLAG_INDEX(__HANDLE__) (((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel1))? DMA_FLAG_HT1 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel2))? DMA_FLAG_HT2 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel3))? DMA_FLAG_HT3 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel4))? DMA_FLAG_HT4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel5))? DMA_FLAG_HT5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel6))? DMA_FLAG_HT6 : DMA_FLAG_HT7) Õ__HAL_DMA_GET_TE_FLAG_INDEX(__HANDLE__) (((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel1))? DMA_FLAG_TE1 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel2))? DMA_FLAG_TE2 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel3))? DMA_FLAG_TE3 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel4))? DMA_FLAG_TE4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel5))? DMA_FLAG_TE5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel6))? DMA_FLAG_TE6 : DMA_FLAG_TE7) ë__HAL_DMA_GET_GI_FLAG_INDEX(__HANDLE__) (((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel1))? DMA_ISR_GIF1 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel2))? DMA_ISR_GIF2 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel3))? DMA_ISR_GIF3 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel4))? DMA_ISR_GIF4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel5))? DMA_ISR_GIF5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel6))? DMA_ISR_GIF6 : DMA_ISR_GIF7) __HAL_DMA_GET_FLAG(__HANDLE__,__FLAG__) (DMA1->ISR & (__FLAG__)) __HAL_DMA_CLEAR_FLAG(__HANDLE__,__FLAG__) (DMA1->IFCR = (__FLAG__)) __HAL_DMA_ENABLE_IT(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->CCR |= (__INTERRUPT__)) ¦__HAL_DMA_DISABLE_IT(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->CCR &= ~(__INTERRUPT__)) ²__HAL_DMA_GET_IT_SOURCE(__HANDLE__,__INTERRUPT__) (((__HANDLE__)->Instance->CCR & (__INTERRUPT__))) ¹__HAL_DMA_GET_COUNTER(__HANDLE__) ((__HANDLE__)->Instance->CNDTR) óIS_DMA_DIRECTION(DIRECTION) (((DIRECTION) == DMA_PERIPH_TO_MEMORY ) || ((DIRECTION) == DMA_MEMORY_TO_PERIPH) || ((DIRECTION) == DMA_MEMORY_TO_MEMORY)) ÷IS_DMA_BUFFER_SIZE(SIZE) (((SIZE) >= 0x1U) && ((SIZE) < 0x10000U)) ùIS_DMA_PERIPHERAL_INC_STATE(STATE) (((STATE) == DMA_PINC_ENABLE) || ((STATE) == DMA_PINC_DISABLE)) üIS_DMA_MEMORY_INC_STATE(STATE) (((STATE) == DMA_MINC_ENABLE) || ((STATE) == DMA_MINC_DISABLE)) ÿIS_DMA_PERIPHERAL_DATA_SIZE(SIZE) (((SIZE) == DMA_PDATAALIGN_BYTE) || ((SIZE) == DMA_PDATAALIGN_HALFWORD) || ((SIZE) == DMA_PDATAALIGN_WORD)) IS_DMA_MEMORY_DATA_SIZE(SIZE) (((SIZE) == DMA_MDATAALIGN_BYTE) || ((SIZE) == DMA_MDATAALIGN_HALFWORD) || ((SIZE) == DMA_MDATAALIGN_WORD )) IS_DMA_MODE(MODE) (((MODE) == DMA_NORMAL ) || ((MODE) == DMA_CIRCULAR)) IS_DMA_PRIORITY(PRIORITY) (((PRIORITY) == DMA_PRIORITY_LOW ) || ((PRIORITY) == DMA_PRIORITY_MEDIUM) || ((PRIORITY) == DMA_PRIORITY_HIGH) || ((PRIORITY) == DMA_PRIORITY_VERY_HIGH)) __STM32L0xx_HAL_GPIO_H XIS_GPIO_PIN_ACTION(__ACTION__) (((__ACTION__) == GPIO_PIN_RESET) || ((__ACTION__) == GPIO_PIN_SET)) hGPIO_PIN_0 (0x0001U) iGPIO_PIN_1 (0x0002U) jGPIO_PIN_2 (0x0004U) kGPIO_PIN_3 (0x0008U) lGPIO_PIN_4 (0x0010U) mGPIO_PIN_5 (0x0020U) nGPIO_PIN_6 (0x0040U) oGPIO_PIN_7 (0x0080U) pGPIO_PIN_8 (0x0100U) qGPIO_PIN_9 (0x0200U) rGPIO_PIN_10 (0x0400U) sGPIO_PIN_11 (0x0800U) tGPIO_PIN_12 (0x1000U) uGPIO_PIN_13 (0x2000U) vGPIO_PIN_14 (0x4000U) wGPIO_PIN_15 (0x8000U) xGPIO_PIN_All (0xFFFFU) }GPIO_PIN_MASK (0x0000FFFFU) ~IS_GPIO_PIN(__PIN__) ((((uint32_t)(__PIN__) & GPIO_PIN_MASK) != 0x00U) && (((uint32_t)(__PIN__) & ~GPIO_PIN_MASK) == 0x00U)) GPIO_MODE_INPUT MODE_INPUT GPIO_MODE_OUTPUT_PP (MODE_OUTPUT | OUTPUT_PP) GPIO_MODE_OUTPUT_OD (MODE_OUTPUT | OUTPUT_OD) GPIO_MODE_AF_PP (MODE_AF | OUTPUT_PP) GPIO_MODE_AF_OD (MODE_AF | OUTPUT_OD) GPIO_MODE_ANALOG MODE_ANALOG GPIO_MODE_IT_RISING (MODE_INPUT | EXTI_IT | TRIGGER_RISING) GPIO_MODE_IT_FALLING (MODE_INPUT | EXTI_IT | TRIGGER_FALLING) GPIO_MODE_IT_RISING_FALLING (MODE_INPUT | EXTI_IT | TRIGGER_RISING | TRIGGER_FALLING) GPIO_MODE_EVT_RISING (MODE_INPUT | EXTI_EVT | TRIGGER_RISING) GPIO_MODE_EVT_FALLING (MODE_INPUT | EXTI_EVT | TRIGGER_FALLING) GPIO_MODE_EVT_RISING_FALLING (MODE_INPUT | EXTI_EVT | TRIGGER_RISING | TRIGGER_FALLING) IS_GPIO_MODE(__MODE__) (((__MODE__) == GPIO_MODE_INPUT) || ((__MODE__) == GPIO_MODE_OUTPUT_PP) || ((__MODE__) == GPIO_MODE_OUTPUT_OD) || ((__MODE__) == GPIO_MODE_AF_PP) || ((__MODE__) == GPIO_MODE_AF_OD) || ((__MODE__) == GPIO_MODE_IT_RISING) || ((__MODE__) == GPIO_MODE_IT_FALLING) || ((__MODE__) == GPIO_MODE_IT_RISING_FALLING) || ((__MODE__) == GPIO_MODE_EVT_RISING) || ((__MODE__) == GPIO_MODE_EVT_FALLING) || ((__MODE__) == GPIO_MODE_EVT_RISING_FALLING) || ((__MODE__) == GPIO_MODE_ANALOG)) °GPIO_SPEED_FREQ_LOW (0x00000000U) ±GPIO_SPEED_FREQ_MEDIUM (0x00000001U) ²GPIO_SPEED_FREQ_HIGH (0x00000002U) ³GPIO_SPEED_FREQ_VERY_HIGH (0x00000003U) ¹IS_GPIO_SPEED(__SPEED__) (((__SPEED__) == GPIO_SPEED_FREQ_LOW ) || ((__SPEED__) == GPIO_SPEED_FREQ_MEDIUM ) || ((__SPEED__) == GPIO_SPEED_FREQ_HIGH ) || ((__SPEED__) == GPIO_SPEED_FREQ_VERY_HIGH)) ÁGPIO_NOPULL (0x00000000U) ÂGPIO_PULLUP (0x00000001U) ÃGPIO_PULLDOWN (0x00000002U) ÉIS_GPIO_PULL(__PULL__) (((__PULL__) == GPIO_NOPULL) || ((__PULL__) == GPIO_PULLUP) || ((__PULL__) == GPIO_PULLDOWN)) Ý__HAL_GPIO_EXTI_GET_FLAG(__EXTI_LINE__) (EXTI->PR & (__EXTI_LINE__)) å__HAL_GPIO_EXTI_CLEAR_FLAG(__EXTI_LINE__) (EXTI->PR = (__EXTI_LINE__)) í__HAL_GPIO_EXTI_GET_IT(__EXTI_LINE__) (EXTI->PR & (__EXTI_LINE__)) õ__HAL_GPIO_EXTI_CLEAR_IT(__EXTI_LINE__) (EXTI->PR = (__EXTI_LINE__)) ý__HAL_GPIO_EXTI_GENERATE_SWIT(__EXTI_LINE__) (EXTI->SWIER |= (__EXTI_LINE__)) ¯GPIO_MODE_Pos 0U °GPIO_MODE (0x3UL << GPIO_MODE_Pos) ±MODE_INPUT (0x0UL << GPIO_MODE_Pos) ²MODE_OUTPUT (0x1UL << GPIO_MODE_Pos) ³MODE_AF (0x2UL << GPIO_MODE_Pos) ´MODE_ANALOG (0x3UL << GPIO_MODE_Pos) µOUTPUT_TYPE_Pos 4U ¶OUTPUT_TYPE (0x1UL << OUTPUT_TYPE_Pos) ·OUTPUT_PP (0x0UL << OUTPUT_TYPE_Pos) ¸OUTPUT_OD (0x1UL << OUTPUT_TYPE_Pos) ¹EXTI_MODE_Pos 16U ºEXTI_MODE (0x3UL << EXTI_MODE_Pos) »EXTI_IT (0x1UL << EXTI_MODE_Pos) ¼EXTI_EVT (0x2UL << EXTI_MODE_Pos) ½TRIGGER_MODE_Pos 20U ¾TRIGGER_MODE (0x7UL << TRIGGER_MODE_Pos) ¿TRIGGER_RISING (0x1UL << TRIGGER_MODE_Pos) ÀTRIGGER_FALLING (0x2UL << TRIGGER_MODE_Pos) __STM32L0xx_HAL_RCC_H .RCC_DBP_TIMEOUT_VALUE (100U) 0RCC_LSE_TIMEOUT_VALUE LSE_STARTUP_TIMEOUT 1CLOCKSWITCH_TIMEOUT_VALUE (5000U) 2HSE_TIMEOUT_VALUE HSE_STARTUP_TIMEOUT 3MSI_TIMEOUT_VALUE (2U) 4HSI_TIMEOUT_VALUE (2U) 5LSI_TIMEOUT_VALUE (2U) 6PLL_TIMEOUT_VALUE (2U) CRCC_OFFSET (RCC_BASE - PERIPH_BASE) FRCC_CR_OFFSET (RCC_OFFSET + 0x00U) IRCC_CFGR_OFFSET (RCC_OFFSET + 0x08U) KRCC_CSR_OFFSET (RCC_OFFSET + 0x74U) NRCC_CR_BYTE2_ADDRESS (0x40023802U) QCIER_BYTE0_ADDRESS ((uint32_t)(RCC_BASE + 0x10U + 0x00U)) XCR_REG_INDEX ((uint8_t)1) YCSR_REG_INDEX ((uint8_t)2) ZCRRCR_REG_INDEX ((uint8_t)3) \RCC_FLAG_MASK ((uint8_t)0x1F) pIS_RCC_OSCILLATORTYPE(__OSCILLATOR__) (((__OSCILLATOR__) == RCC_OSCILLATORTYPE_NONE) || (((__OSCILLATOR__) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE) || (((__OSCILLATOR__) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI) || (((__OSCILLATOR__) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI) || (((__OSCILLATOR__) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE) || (((__OSCILLATOR__) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)) wIS_RCC_PLLSOURCE(__SOURCE__) (((__SOURCE__) == RCC_PLLSOURCE_HSI) || ((__SOURCE__) == RCC_PLLSOURCE_HSE)) yIS_RCC_HSE(__HSE__) (((__HSE__) == RCC_HSE_OFF) || ((__HSE__) == RCC_HSE_ON) || ((__HSE__) == RCC_HSE_BYPASS)) {IS_RCC_LSE(__LSE__) (((__LSE__) == RCC_LSE_OFF) || ((__LSE__) == RCC_LSE_ON) || ((__LSE__) == RCC_LSE_BYPASS)) ~IS_RCC_HSI(__HSI__) (((__HSI__) == RCC_HSI_OFF) || ((__HSI__) == RCC_HSI_ON) || ((__HSI__) == RCC_HSI_DIV4) || ((__HSI__) == RCC_HSI_OUTEN) || ((__HSI__) == (RCC_HSI_OUTEN|RCC_HSI_ON)) || ((__HSI__) == (RCC_HSI_OUTEN|RCC_HSI_DIV4)))
IS_RCC_CALIBRATION_VALUE(__VALUE__) ((__VALUE__) <= 0x1FU) IS_RCC_MSICALIBRATION_VALUE(__VALUE__) ((__VALUE__) <= 0xFFU) IS_RCC_MSI_CLOCK_RANGE(__RANGE__) (((__RANGE__) == RCC_MSIRANGE_0) || ((__RANGE__) == RCC_MSIRANGE_1) || ((__RANGE__) == RCC_MSIRANGE_2) || ((__RANGE__) == RCC_MSIRANGE_3) || ((__RANGE__) == RCC_MSIRANGE_4) || ((__RANGE__) == RCC_MSIRANGE_5) || ((__RANGE__) == RCC_MSIRANGE_6)) IS_RCC_LSI(__LSI__) (((__LSI__) == RCC_LSI_OFF) || ((__LSI__) == RCC_LSI_ON)) IS_RCC_MSI(__MSI__) (((__MSI__) == RCC_MSI_OFF) || ((__MSI__) == RCC_MSI_ON)) IS_RCC_PLL(__PLL__) (((__PLL__) == RCC_PLL_NONE) || ((__PLL__) == RCC_PLL_OFF) || ((__PLL__) == RCC_PLL_ON)) IS_RCC_PLL_DIV(__DIV__) (((__DIV__) == RCC_PLL_DIV2) || ((__DIV__) == RCC_PLL_DIV3) || ((__DIV__) == RCC_PLL_DIV4)) IS_RCC_PLL_MUL(__MUL__) (((__MUL__) == RCC_PLL_MUL3) || ((__MUL__) == RCC_PLL_MUL4) || ((__MUL__) == RCC_PLL_MUL6) || ((__MUL__) == RCC_PLL_MUL8) || ((__MUL__) == RCC_PLL_MUL12) || ((__MUL__) == RCC_PLL_MUL16) || ((__MUL__) == RCC_PLL_MUL24) || ((__MUL__) == RCC_PLL_MUL32) || ((__MUL__) == RCC_PLL_MUL48)) IS_RCC_CLOCKTYPE(CLK) ((((CLK) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK) || (((CLK) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) || (((CLK) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1) || (((CLK) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)) IS_RCC_SYSCLKSOURCE(__SOURCE__) (((__SOURCE__) == RCC_SYSCLKSOURCE_MSI) || ((__SOURCE__) == RCC_SYSCLKSOURCE_HSI) || ((__SOURCE__) == RCC_SYSCLKSOURCE_HSE) || ((__SOURCE__) == RCC_SYSCLKSOURCE_PLLCLK)) £IS_RCC_SYSCLKSOURCE_STATUS(__SOURCE__) (((__SOURCE__) == RCC_SYSCLKSOURCE_STATUS_MSI) || ((__SOURCE__) == RCC_SYSCLKSOURCE_STATUS_HSI) || ((__SOURCE__) == RCC_SYSCLKSOURCE_STATUS_HSE) || ((__SOURCE__) == RCC_SYSCLKSOURCE_STATUS_PLLCLK)) §IS_RCC_HCLK(__HCLK__) (((__HCLK__) == RCC_SYSCLK_DIV1) || ((__HCLK__) == RCC_SYSCLK_DIV2) || ((__HCLK__) == RCC_SYSCLK_DIV4) || ((__HCLK__) == RCC_SYSCLK_DIV8) || ((__HCLK__) == RCC_SYSCLK_DIV16) || ((__HCLK__) == RCC_SYSCLK_DIV64) || ((__HCLK__) == RCC_SYSCLK_DIV128) || ((__HCLK__) == RCC_SYSCLK_DIV256) || ((__HCLK__) == RCC_SYSCLK_DIV512)) ¬IS_RCC_PCLK(__PCLK__) (((__PCLK__) == RCC_HCLK_DIV1) || ((__PCLK__) == RCC_HCLK_DIV2) || ((__PCLK__) == RCC_HCLK_DIV4) || ((__PCLK__) == RCC_HCLK_DIV8) || ((__PCLK__) == RCC_HCLK_DIV16)) °IS_RCC_MCO(__MCO__) (((__MCO__) == RCC_MCO1) || ((__MCO__) == RCC_MCO2) || ((__MCO__) == RCC_MCO3)) µIS_RCC_MCODIV(__DIV__) (((__DIV__) == RCC_MCODIV_1) || ((__DIV__) == RCC_MCODIV_2) || ((__DIV__) == RCC_MCODIV_4) || ((__DIV__) == RCC_MCODIV_8) || ((__DIV__) == RCC_MCODIV_16)) ¿IS_RCC_MCO1SOURCE(__SOURCE__) (((__SOURCE__) == RCC_MCO1SOURCE_NOCLOCK) || ((__SOURCE__) == RCC_MCO1SOURCE_SYSCLK) || ((__SOURCE__) == RCC_MCO1SOURCE_HSI) || ((__SOURCE__) == RCC_MCO1SOURCE_MSI) || ((__SOURCE__) == RCC_MCO1SOURCE_HSE) || ((__SOURCE__) == RCC_MCO1SOURCE_PLLCLK) || ((__SOURCE__) == RCC_MCO1SOURCE_LSI) || ((__SOURCE__) == RCC_MCO1SOURCE_LSE)) ÄIS_RCC_RTCCLKSOURCE(__SOURCE__) (((__SOURCE__) == RCC_RTCCLKSOURCE_NO_CLK) || ((__SOURCE__) == RCC_RTCCLKSOURCE_LSE) || ((__SOURCE__) == RCC_RTCCLKSOURCE_LSI) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV2) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV4) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV8) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV16)) ³RCC_PLLSOURCE_HSI RCC_CFGR_PLLSRC_HSI ´RCC_PLLSOURCE_HSE RCC_CFGR_PLLSRC_HSE ½RCC_OSCILLATORTYPE_NONE (0x00000000U) ¾RCC_OSCILLATORTYPE_HSE (0x00000001U) ¿RCC_OSCILLATORTYPE_HSI (0x00000002U) ÀRCC_OSCILLATORTYPE_LSE (0x00000004U) ÁRCC_OSCILLATORTYPE_LSI (0x00000008U) ÂRCC_OSCILLATORTYPE_MSI (0x00000010U) ÍRCC_HSE_OFF (0x00000000U) ÎRCC_HSE_ON RCC_CR_HSEON ÏRCC_HSE_BYPASS ((uint32_t)(RCC_CR_HSEBYP | RCC_CR_HSEON)) ×RCC_LSE_OFF (0x00000000U) ØRCC_LSE_ON RCC_CSR_LSEON ÙRCC_LSE_BYPASS ((uint32_t)(RCC_CSR_LSEBYP | RCC_CSR_LSEON)) âRCC_HSI_OFF (0x00000000U) ãRCC_HSI_ON RCC_CR_HSION äRCC_HSI_DIV4 (RCC_CR_HSIDIVEN | RCC_CR_HSION) æRCC_HSI_OUTEN RCC_CR_HSIOUTEN êRCC_HSICALIBRATION_DEFAULT (0x10U) ôRCC_MSIRANGE_0 RCC_ICSCR_MSIRANGE_0 õRCC_MSIRANGE_1 RCC_ICSCR_MSIRANGE_1 öRCC_MSIRANGE_2 RCC_ICSCR_MSIRANGE_2 ÷RCC_MSIRANGE_3 RCC_ICSCR_MSIRANGE_3 øRCC_MSIRANGE_4 RCC_ICSCR_MSIRANGE_4 ùRCC_MSIRANGE_5 RCC_ICSCR_MSIRANGE_5 úRCC_MSIRANGE_6 RCC_ICSCR_MSIRANGE_6 RCC_LSI_OFF (0x00000000U) RCC_LSI_ON RCC_CSR_LSION RCC_MSI_OFF (0x00000000U) RCC_MSI_ON (0x00000001U) RCC_MSICALIBRATION_DEFAULT (0x00000000U) ¥RCC_PLL_NONE (0x00000000U) ¦RCC_PLL_OFF (0x00000001U) §RCC_PLL_ON (0x00000002U) °RCC_CLOCKTYPE_SYSCLK (0x00000001U) ±RCC_CLOCKTYPE_HCLK (0x00000002U) ²RCC_CLOCKTYPE_PCLK1 (0x00000004U) ³RCC_CLOCKTYPE_PCLK2 (0x00000008U) ¼RCC_SYSCLKSOURCE_MSI RCC_CFGR_SW_MSI ½RCC_SYSCLKSOURCE_HSI RCC_CFGR_SW_HSI ¾RCC_SYSCLKSOURCE_HSE RCC_CFGR_SW_HSE ¿RCC_SYSCLKSOURCE_PLLCLK RCC_CFGR_SW_PLL ÈRCC_SYSCLKSOURCE_STATUS_MSI RCC_CFGR_SWS_MSI ÉRCC_SYSCLKSOURCE_STATUS_HSI RCC_CFGR_SWS_HSI ÊRCC_SYSCLKSOURCE_STATUS_HSE RCC_CFGR_SWS_HSE ËRCC_SYSCLKSOURCE_STATUS_PLLCLK RCC_CFGR_SWS_PLL ÔRCC_SYSCLK_DIV1 RCC_CFGR_HPRE_DIV1 ÕRCC_SYSCLK_DIV2 RCC_CFGR_HPRE_DIV2 ÖRCC_SYSCLK_DIV4 RCC_CFGR_HPRE_DIV4 ×RCC_SYSCLK_DIV8 RCC_CFGR_HPRE_DIV8 ØRCC_SYSCLK_DIV16 RCC_CFGR_HPRE_DIV16 ÙRCC_SYSCLK_DIV64 RCC_CFGR_HPRE_DIV64 ÚRCC_SYSCLK_DIV128 RCC_CFGR_HPRE_DIV128 ÛRCC_SYSCLK_DIV256 RCC_CFGR_HPRE_DIV256 ÜRCC_SYSCLK_DIV512 RCC_CFGR_HPRE_DIV512 åRCC_HCLK_DIV1 RCC_CFGR_PPRE1_DIV1 æRCC_HCLK_DIV2 RCC_CFGR_PPRE1_DIV2 çRCC_HCLK_DIV4 RCC_CFGR_PPRE1_DIV4 èRCC_HCLK_DIV8 RCC_CFGR_PPRE1_DIV8 éRCC_HCLK_DIV16 RCC_CFGR_PPRE1_DIV16 òRCC_RTC_HSE_DIV_2 (0x00000000U) óRCC_RTC_HSE_DIV_4 RCC_CR_RTCPRE_0 ôRCC_RTC_HSE_DIV_8 RCC_CR_RTCPRE_1 õRCC_RTC_HSE_DIV_16 RCC_CR_RTCPRE ýRCC_RTCCLKSOURCE_NO_CLK (0x00000000U) þRCC_RTCCLKSOURCE_LSE RCC_CSR_RTCSEL_LSE ÿRCC_RTCCLKSOURCE_LSI RCC_CSR_RTCSEL_LSI RCC_RTCCLKSOURCE_HSE_DIVX RCC_CSR_RTCSEL_HSE RCC_RTCCLKSOURCE_HSE_DIV2 (RCC_RTC_HSE_DIV_2 | RCC_CSR_RTCSEL_HSE) RCC_RTCCLKSOURCE_HSE_DIV4 (RCC_RTC_HSE_DIV_4 | RCC_CSR_RTCSEL_HSE) RCC_RTCCLKSOURCE_HSE_DIV8 (RCC_RTC_HSE_DIV_8 | RCC_CSR_RTCSEL_HSE) RCC_RTCCLKSOURCE_HSE_DIV16 (RCC_RTC_HSE_DIV_16 | RCC_CSR_RTCSEL_HSE) RCC_PLL_DIV2 RCC_CFGR_PLLDIV2 RCC_PLL_DIV3 RCC_CFGR_PLLDIV3 RCC_PLL_DIV4 RCC_CFGR_PLLDIV4 RCC_PLL_MUL3 RCC_CFGR_PLLMUL3 RCC_PLL_MUL4 RCC_CFGR_PLLMUL4 RCC_PLL_MUL6 RCC_CFGR_PLLMUL6 RCC_PLL_MUL8 RCC_CFGR_PLLMUL8 RCC_PLL_MUL12 RCC_CFGR_PLLMUL12 RCC_PLL_MUL16 RCC_CFGR_PLLMUL16 RCC_PLL_MUL24 RCC_CFGR_PLLMUL24 RCC_PLL_MUL32 RCC_CFGR_PLLMUL32 ¡RCC_PLL_MUL48 RCC_CFGR_PLLMUL48 ªRCC_MCO1 (0x00000000U) «RCC_MCO2 (0x00000001U) RCC_MCO3 (0x00000002U) ±MCO3_GPIO_AF GPIO_AF2_MCO ¼RCC_MCODIV_1 RCC_CFGR_MCO_PRE_1 ½RCC_MCODIV_2 RCC_CFGR_MCO_PRE_2 ¾RCC_MCODIV_4 RCC_CFGR_MCO_PRE_4 ¿RCC_MCODIV_8 RCC_CFGR_MCO_PRE_8 ÀRCC_MCODIV_16 RCC_CFGR_MCO_PRE_16 ÉRCC_MCO1SOURCE_NOCLOCK RCC_CFGR_MCO_NOCLOCK ÊRCC_MCO1SOURCE_SYSCLK RCC_CFGR_MCO_SYSCLK ËRCC_MCO1SOURCE_MSI RCC_CFGR_MCO_MSI ÌRCC_MCO1SOURCE_HSI RCC_CFGR_MCO_HSI ÍRCC_MCO1SOURCE_LSE RCC_CFGR_MCO_LSE ÎRCC_MCO1SOURCE_LSI RCC_CFGR_MCO_LSI ÏRCC_MCO1SOURCE_HSE RCC_CFGR_MCO_HSE ÐRCC_MCO1SOURCE_PLLCLK RCC_CFGR_MCO_PLL ÛRCC_IT_LSIRDY RCC_CIFR_LSIRDYF ÜRCC_IT_LSERDY RCC_CIFR_LSERDYF ÝRCC_IT_HSIRDY RCC_CIFR_HSIRDYF ÞRCC_IT_HSERDY RCC_CIFR_HSERDYF ßRCC_IT_PLLRDY RCC_CIFR_PLLRDYF àRCC_IT_MSIRDY RCC_CIFR_MSIRDYF áRCC_IT_LSECSS RCC_CIFR_CSSLSEF ãRCC_IT_CSS RCC_CIFR_CSSHSEF ÷RCC_FLAG_HSIRDY ((uint8_t)((CR_REG_INDEX << 5) | RCC_CR_HSIRDY_Pos)) øRCC_FLAG_HSIDIV ((uint8_t)((CR_REG_INDEX << 5) | RCC_CR_HSIDIVF_Pos)) ùRCC_FLAG_MSIRDY ((uint8_t)((CR_REG_INDEX << 5) | RCC_CR_MSIRDY_Pos)) úRCC_FLAG_HSERDY ((uint8_t)((CR_REG_INDEX << 5) | RCC_CR_HSERDY_Pos)) ûRCC_FLAG_PLLRDY ((uint8_t)((CR_REG_INDEX << 5) | RCC_CR_PLLRDY_Pos)) ýRCC_FLAG_LSIRDY ((uint8_t)((CSR_REG_INDEX << 5) | RCC_CSR_LSIRDY_Pos)) þRCC_FLAG_LSERDY ((uint8_t)((CSR_REG_INDEX << 5) | RCC_CSR_LSERDY_Pos)) ÿRCC_FLAG_LSECSS ((uint8_t)((CSR_REG_INDEX << 5) | RCC_CSR_LSECSSD_Pos)) RCC_FLAG_OBLRST ((uint8_t)((CSR_REG_INDEX << 5) | RCC_CSR_OBLRSTF_Pos)) RCC_FLAG_PINRST ((uint8_t)((CSR_REG_INDEX << 5) | RCC_CSR_PINRSTF_Pos)) RCC_FLAG_PORRST ((uint8_t)((CSR_REG_INDEX << 5) | RCC_CSR_PORRSTF_Pos)) RCC_FLAG_SFTRST ((uint8_t)((CSR_REG_INDEX << 5) | RCC_CSR_SFTRSTF_Pos)) RCC_FLAG_IWDGRST ((uint8_t)((CSR_REG_INDEX << 5) | RCC_CSR_IWDGRSTF_Pos))
RCC_FLAG_WWDGRST ((uint8_t)((CSR_REG_INDEX << 5) | RCC_CSR_WWDGRSTF_Pos)) RCC_FLAG_LPWRRST ((uint8_t)((CSR_REG_INDEX << 5) | RCC_CSR_LPWRRSTF_Pos)) RCC_FLAG_FWRST ((uint8_t)((CSR_REG_INDEX << 5) | RCC_CSR_FWRSTF_Pos)) ¤__HAL_RCC_DMA1_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHBENR, RCC_AHBENR_DMA1EN); tmpreg = READ_BIT(RCC->AHBENR, RCC_AHBENR_DMA1EN); UNUSED(tmpreg); } while(0) ¬__HAL_RCC_MIF_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHBENR, RCC_AHBENR_MIFEN); tmpreg = READ_BIT(RCC->AHBENR, RCC_AHBENR_MIFEN); UNUSED(tmpreg); } while(0) ´__HAL_RCC_CRC_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHBENR, RCC_AHBENR_CRCEN); tmpreg = READ_BIT(RCC->AHBENR, RCC_AHBENR_CRCEN); UNUSED(tmpreg); } while(0) ½__HAL_RCC_DMA1_CLK_DISABLE() CLEAR_BIT(RCC->AHBENR, RCC_AHBENR_DMA1EN) ¾__HAL_RCC_MIF_CLK_DISABLE() CLEAR_BIT(RCC->AHBENR, RCC_AHBENR_MIFEN) ¿__HAL_RCC_CRC_CLK_DISABLE() CLEAR_BIT(RCC->AHBENR, RCC_AHBENR_CRCEN) Ì__HAL_RCC_GPIOA_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->IOPENR, RCC_IOPENR_GPIOAEN); tmpreg = READ_BIT(RCC->IOPENR, RCC_IOPENR_GPIOAEN); UNUSED(tmpreg); } while(0) Ô__HAL_RCC_GPIOB_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->IOPENR, RCC_IOPENR_GPIOBEN); tmpreg = READ_BIT(RCC->IOPENR, RCC_IOPENR_GPIOBEN); UNUSED(tmpreg); } while(0) Ü__HAL_RCC_GPIOC_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->IOPENR, RCC_IOPENR_GPIOCEN); tmpreg = READ_BIT(RCC->IOPENR, RCC_IOPENR_GPIOCEN); UNUSED(tmpreg); } while(0) ä__HAL_RCC_GPIOH_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->IOPENR, RCC_IOPENR_GPIOHEN); tmpreg = READ_BIT(RCC->IOPENR, RCC_IOPENR_GPIOHEN); UNUSED(tmpreg); } while(0) í__HAL_RCC_GPIOA_CLK_DISABLE() CLEAR_BIT(RCC->IOPENR, RCC_IOPENR_GPIOAEN) î__HAL_RCC_GPIOB_CLK_DISABLE() CLEAR_BIT(RCC->IOPENR, RCC_IOPENR_GPIOBEN) ï__HAL_RCC_GPIOC_CLK_DISABLE() CLEAR_BIT(RCC->IOPENR, RCC_IOPENR_GPIOCEN) ð__HAL_RCC_GPIOH_CLK_DISABLE() CLEAR_BIT(RCC->IOPENR, RCC_IOPENR_GPIOHEN) ý__HAL_RCC_WWDG_CLK_ENABLE() SET_BIT(RCC->APB1ENR, (RCC_APB1ENR_WWDGEN)) þ__HAL_RCC_PWR_CLK_ENABLE() SET_BIT(RCC->APB1ENR, (RCC_APB1ENR_PWREN)) __HAL_RCC_WWDG_CLK_DISABLE() CLEAR_BIT(RCC->APB1ENR, (RCC_APB1ENR_WWDGEN)) __HAL_RCC_PWR_CLK_DISABLE() CLEAR_BIT(RCC->APB1ENR, (RCC_APB1ENR_PWREN)) __HAL_RCC_SYSCFG_CLK_ENABLE() SET_BIT(RCC->APB2ENR, (RCC_APB2ENR_SYSCFGEN)) __HAL_RCC_DBGMCU_CLK_ENABLE() SET_BIT(RCC->APB2ENR, (RCC_APB2ENR_DBGMCUEN)) __HAL_RCC_SYSCFG_CLK_DISABLE() CLEAR_BIT(RCC->APB2ENR, (RCC_APB2ENR_SYSCFGEN)) __HAL_RCC_DBGMCU_CLK_DISABLE() CLEAR_BIT(RCC->APB2ENR, (RCC_APB2ENR_DBGMCUEN)) __HAL_RCC_DMA1_IS_CLK_ENABLED() (READ_BIT(RCC->AHBENR, RCC_AHBENR_DMA1EN) != 0U) __HAL_RCC_MIF_IS_CLK_ENABLED() (READ_BIT(RCC->AHBENR, RCC_AHBENR_MIFEN) != 0U) __HAL_RCC_CRC_IS_CLK_ENABLED() (READ_BIT(RCC->AHBENR, RCC_AHBENR_CRCEN) != 0U) ¡__HAL_RCC_DMA1_IS_CLK_DISABLED() (READ_BIT(RCC->AHBENR, RCC_AHBENR_DMA1EN) == 0U) ¢__HAL_RCC_MIF_IS_CLK_DISABLED() (READ_BIT(RCC->AHBENR, RCC_AHBENR_MIFEN) == 0U) £__HAL_RCC_CRC_IS_CLK_DISABLED() (READ_BIT(RCC->AHBENR, RCC_AHBENR_CRCEN) == 0U) ±__HAL_RCC_GPIOA_IS_CLK_ENABLED() (READ_BIT(RCC->IOPENR, RCC_IOPENR_GPIOAEN) != 0U) ²__HAL_RCC_GPIOB_IS_CLK_ENABLED() (READ_BIT(RCC->IOPENR, RCC_IOPENR_GPIOBEN) != 0U) ³__HAL_RCC_GPIOC_IS_CLK_ENABLED() (READ_BIT(RCC->IOPENR, RCC_IOPENR_GPIOCEN) != 0U) ´__HAL_RCC_GPIOH_IS_CLK_ENABLED() (READ_BIT(RCC->IOPENR, RCC_IOPENR_GPIOHEN) != 0U) µ__HAL_RCC_GPIOA_IS_CLK_DISABLED() (READ_BIT(RCC->IOPENR, RCC_IOPENR_GPIOAEN) == 0U) ¶__HAL_RCC_GPIOB_IS_CLK_DISABLED() (READ_BIT(RCC->IOPENR, RCC_IOPENR_GPIOBEN) == 0U) ·__HAL_RCC_GPIOC_IS_CLK_DISABLED() (READ_BIT(RCC->IOPENR, RCC_IOPENR_GPIOCEN) == 0U) ¸__HAL_RCC_GPIOH_IS_CLK_DISABLED() (READ_BIT(RCC->IOPENR, RCC_IOPENR_GPIOHEN) == 0U) Å__HAL_RCC_WWDG_IS_CLK_ENABLED() (READ_BIT(RCC->APB1ENR, RCC_APB1ENR_WWDGEN) != 0U) Æ__HAL_RCC_PWR_IS_CLK_ENABLED() (READ_BIT(RCC->APB1ENR, RCC_APB1ENR_PWREN) != 0U) Ç__HAL_RCC_WWDG_IS_CLK_DISABLED() (READ_BIT(RCC->APB1ENR, RCC_APB1ENR_WWDGEN) == 0U) È__HAL_RCC_PWR_IS_CLK_DISABLED() (READ_BIT(RCC->APB1ENR, RCC_APB1ENR_PWREN) == 0U) Õ__HAL_RCC_SYSCFG_IS_CLK_ENABLED() (READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SYSCFGEN) != 0U) Ö__HAL_RCC_DBGMCU_IS_CLK_ENABLED() (READ_BIT(RCC->APB2ENR, RCC_APB2ENR_DBGMCUEN) != 0U) ×__HAL_RCC_SYSCFG_IS_CLK_DISABLED() (READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SYSCFGEN) == 0U) Ø__HAL_RCC_DBGMCU_IS_CLK_DISABLED() (READ_BIT(RCC->APB2ENR, RCC_APB2ENR_DBGMCUEN) == 0U) â__HAL_RCC_AHB_FORCE_RESET() (RCC->AHBRSTR = 0xFFFFFFFFU) ã__HAL_RCC_DMA1_FORCE_RESET() SET_BIT(RCC->AHBRSTR, (RCC_AHBRSTR_DMA1RST)) ä__HAL_RCC_MIF_FORCE_RESET() SET_BIT(RCC->AHBRSTR, (RCC_AHBRSTR_MIFRST)) å__HAL_RCC_CRC_FORCE_RESET() SET_BIT(RCC->AHBRSTR, (RCC_AHBRSTR_CRCRST)) ç__HAL_RCC_AHB_RELEASE_RESET() (RCC->AHBRSTR = 0x00000000U) è__HAL_RCC_CRC_RELEASE_RESET() CLEAR_BIT(RCC->AHBRSTR, (RCC_AHBRSTR_CRCRST)) é__HAL_RCC_DMA1_RELEASE_RESET() CLEAR_BIT(RCC->AHBRSTR, (RCC_AHBRSTR_DMA1RST)) ê__HAL_RCC_MIF_RELEASE_RESET() CLEAR_BIT(RCC->AHBRSTR, (RCC_AHBRSTR_MIFRST)) ó__HAL_RCC_IOP_FORCE_RESET() (RCC->IOPRSTR = 0xFFFFFFFFU) ô__HAL_RCC_GPIOA_FORCE_RESET() SET_BIT(RCC->IOPRSTR, (RCC_IOPRSTR_GPIOARST)) õ__HAL_RCC_GPIOB_FORCE_RESET() SET_BIT(RCC->IOPRSTR, (RCC_IOPRSTR_GPIOBRST)) ö__HAL_RCC_GPIOC_FORCE_RESET() SET_BIT(RCC->IOPRSTR, (RCC_IOPRSTR_GPIOCRST)) ÷__HAL_RCC_GPIOH_FORCE_RESET() SET_BIT(RCC->IOPRSTR, (RCC_IOPRSTR_GPIOHRST)) ù__HAL_RCC_IOP_RELEASE_RESET() (RCC->IOPRSTR = 0x00000000U) ú__HAL_RCC_GPIOA_RELEASE_RESET() CLEAR_BIT(RCC->IOPRSTR, (RCC_IOPRSTR_GPIOARST)) û__HAL_RCC_GPIOB_RELEASE_RESET() CLEAR_BIT(RCC->IOPRSTR, (RCC_IOPRSTR_GPIOBRST)) ü__HAL_RCC_GPIOC_RELEASE_RESET() CLEAR_BIT(RCC->IOPRSTR, (RCC_IOPRSTR_GPIOCRST)) ý__HAL_RCC_GPIOH_RELEASE_RESET() CLEAR_BIT(RCC->IOPRSTR, (RCC_IOPRSTR_GPIOHRST)) __HAL_RCC_APB1_FORCE_RESET() (RCC->APB1RSTR = 0xFFFFFFFFU) __HAL_RCC_WWDG_FORCE_RESET() SET_BIT(RCC->APB1RSTR, (RCC_APB1RSTR_WWDGRST)) __HAL_RCC_PWR_FORCE_RESET() SET_BIT(RCC->APB1RSTR, (RCC_APB1RSTR_PWRRST)) __HAL_RCC_APB1_RELEASE_RESET() (RCC->APB1RSTR = 0x00000000U) __HAL_RCC_WWDG_RELEASE_RESET() CLEAR_BIT(RCC->APB1RSTR, (RCC_APB1RSTR_WWDGRST)) __HAL_RCC_PWR_RELEASE_RESET() CLEAR_BIT(RCC->APB1RSTR, (RCC_APB1RSTR_PWRRST)) __HAL_RCC_APB2_FORCE_RESET() (RCC->APB2RSTR = 0xFFFFFFFFU) __HAL_RCC_DBGMCU_FORCE_RESET() SET_BIT(RCC->APB2RSTR, (RCC_APB2RSTR_DBGMCURST)) __HAL_RCC_SYSCFG_FORCE_RESET() SET_BIT(RCC->APB2RSTR, (RCC_APB2RSTR_SYSCFGRST)) __HAL_RCC_APB2_RELEASE_RESET() (RCC->APB2RSTR = 0x00000000U) __HAL_RCC_DBGMCU_RELEASE_RESET() CLEAR_BIT(RCC->APB2RSTR, (RCC_APB2RSTR_DBGMCURST)) __HAL_RCC_SYSCFG_RELEASE_RESET() CLEAR_BIT(RCC->APB2RSTR, (RCC_APB2RSTR_SYSCFGRST)) «__HAL_RCC_CRC_CLK_SLEEP_ENABLE() SET_BIT(RCC->AHBSMENR, (RCC_AHBSMENR_CRCSMEN)) ¬__HAL_RCC_MIF_CLK_SLEEP_ENABLE() SET_BIT(RCC->AHBSMENR, (RCC_AHBSMENR_MIFSMEN)) __HAL_RCC_SRAM_CLK_SLEEP_ENABLE() SET_BIT(RCC->AHBSMENR, (RCC_AHBSMENR_SRAMSMEN)) ®__HAL_RCC_DMA1_CLK_SLEEP_ENABLE() SET_BIT(RCC->AHBSMENR, (RCC_AHBSMENR_DMA1SMEN)) °__HAL_RCC_CRC_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->AHBSMENR, (RCC_AHBSMENR_CRCSMEN)) ±__HAL_RCC_MIF_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->AHBSMENR, (RCC_AHBSMENR_MIFSMEN)) ²__HAL_RCC_SRAM_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->AHBSMENR, (RCC_AHBSMENR_SRAMSMEN)) ³__HAL_RCC_DMA1_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->AHBSMENR, (RCC_AHBSMENR_DMA1SMEN)) Á__HAL_RCC_GPIOA_CLK_SLEEP_ENABLE() SET_BIT(RCC->IOPSMENR, (RCC_IOPSMENR_GPIOASMEN)) Â__HAL_RCC_GPIOB_CLK_SLEEP_ENABLE() SET_BIT(RCC->IOPSMENR, (RCC_IOPSMENR_GPIOBSMEN)) Ã__HAL_RCC_GPIOC_CLK_SLEEP_ENABLE() SET_BIT(RCC->IOPSMENR, (RCC_IOPSMENR_GPIOCSMEN)) Ä__HAL_RCC_GPIOH_CLK_SLEEP_ENABLE() SET_BIT(RCC->IOPSMENR, (RCC_IOPSMENR_GPIOHSMEN)) Æ__HAL_RCC_GPIOA_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->IOPSMENR, (RCC_IOPSMENR_GPIOASMEN)) Ç__HAL_RCC_GPIOB_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->IOPSMENR, (RCC_IOPSMENR_GPIOBSMEN)) È__HAL_RCC_GPIOC_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->IOPSMENR, (RCC_IOPSMENR_GPIOCSMEN)) É__HAL_RCC_GPIOH_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->IOPSMENR, (RCC_IOPSMENR_GPIOHSMEN)) Ö__HAL_RCC_WWDG_CLK_SLEEP_ENABLE() SET_BIT(RCC->APB1SMENR, (RCC_APB1SMENR_WWDGSMEN)) ×__HAL_RCC_PWR_CLK_SLEEP_ENABLE() SET_BIT(RCC->APB1SMENR, (RCC_APB1SMENR_PWRSMEN)) Ù__HAL_RCC_WWDG_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APB1SMENR, (RCC_APB1SMENR_WWDGSMEN)) Ú__HAL_RCC_PWR_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APB1SMENR, (RCC_APB1SMENR_PWRSMEN)) è__HAL_RCC_SYSCFG_CLK_SLEEP_ENABLE() SET_BIT(RCC->APB2SMENR, (RCC_APB2SMENR_SYSCFGSMEN)) é__HAL_RCC_DBGMCU_CLK_SLEEP_ENABLE() SET_BIT(RCC->APB2SMENR, (RCC_APB2SMENR_DBGMCUSMEN)) ë__HAL_RCC_SYSCFG_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APB2SMENR, (RCC_APB2SMENR_SYSCFGSMEN)) ì__HAL_RCC_DBGMCU_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APB2SMENR, (RCC_APB2SMENR_DBGMCUSMEN)) ú__HAL_RCC_CRC_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->AHBSMENR, RCC_AHBSMENR_CRCSMEN) != 0U) û__HAL_RCC_MIF_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->AHBSMENR, RCC_AHBSMENR_MIFSMEN) != 0U) ü__HAL_RCC_SRAM_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->AHBSMENR, RCC_AHBSMENR_SRAMSMEN) != 0U) ý__HAL_RCC_DMA1_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->AHBSMENR, RCC_AHBSMENR_DMA1SMEN) != 0U) þ__HAL_RCC_CRC_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->AHBSMENR, RCC_AHBSMENR_CRCSMEN) == 0U) ÿ__HAL_RCC_MIF_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->AHBSMENR, RCC_AHBSMENR_MIFSMEN) == 0U) __HAL_RCC_SRAM_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->AHBSMENR, RCC_AHBSMENR_SRAMSMEN) == 0U) __HAL_RCC_DMA1_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->AHBSMENR, RCC_AHBSMENR_DMA1SMEN) == 0U) __HAL_RCC_GPIOA_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->IOPSMENR, RCC_IOPSMENR_GPIOASMEN) != 0U) __HAL_RCC_GPIOB_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->IOPSMENR, RCC_IOPSMENR_GPIOBSMEN) != 0U) __HAL_RCC_GPIOC_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->IOPSMENR, RCC_IOPSMENR_GPIOCSMEN) != 0U) __HAL_RCC_GPIOH_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->IOPSMENR, RCC_IOPSMENR_GPIOHSMEN) != 0U) __HAL_RCC_GPIOA_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->IOPSMENR, RCC_IOPSMENR_GPIOASMEN) == 0U) __HAL_RCC_GPIOB_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->IOPSMENR, RCC_IOPSMENR_GPIOBSMEN) == 0U) __HAL_RCC_GPIOC_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->IOPSMENR, RCC_IOPSMENR_GPIOCSMEN) == 0U) __HAL_RCC_GPIOH_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->IOPSMENR, RCC_IOPSMENR_GPIOHSMEN) == 0U) ¤__HAL_RCC_WWDG_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APB1SMENR, RCC_APB1SMENR_WWDGSMEN) != 0U) ¥__HAL_RCC_PWR_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APB1SMENR, RCC_APB1SMENR_PWRSMEN) != 0U) ¦__HAL_RCC_WWDG_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APB1SMENR, RCC_APB1SMENR_WWDGSMEN) == 0U) §__HAL_RCC_PWR_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APB1SMENR, RCC_APB1SMENR_PWRSMEN) == 0U) µ__HAL_RCC_SYSCFG_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APB2SMENR, RCC_APB2SMENR_SYSCFGSMEN) != 0U) ¶__HAL_RCC_DBGMCU_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APB2SMENR, RCC_APB2SMENR_DBGMCUSMEN) != 0U) ·__HAL_RCC_SYSCFG_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APB2SMENR, RCC_APB2SMENR_SYSCFGSMEN) == 0U) ¸__HAL_RCC_DBGMCU_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APB2SMENR, RCC_APB2SMENR_DBGMCUSMEN) == 0U) Ñ__HAL_RCC_HSI_CONFIG(__STATE__) MODIFY_REG(RCC->CR, RCC_CR_HSION | RCC_CR_HSIDIVEN , (uint32_t)(__STATE__)) â__HAL_RCC_HSI_ENABLE() SET_BIT(RCC->CR, RCC_CR_HSION) ã__HAL_RCC_HSI_DISABLE() CLEAR_BIT(RCC->CR, RCC_CR_HSION) ì__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(_HSICALIBRATIONVALUE_) (MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, (uint32_t)(_HSICALIBRATIONVALUE_) << RCC_ICSCR_HSITRIM_Pos)) ü__HAL_RCC_LSI_ENABLE() SET_BIT(RCC->CSR, RCC_CSR_LSION) __HAL_RCC_LSI_DISABLE() CLEAR_BIT(RCC->CSR, RCC_CSR_LSION) £ __HAL_RCC_HSE_CONFIG(__STATE__) do{ __IO uint32_t tmpreg; if ((__STATE__) == RCC_HSE_ON) { SET_BIT(RCC->CR, RCC_CR_HSEON); } else if ((__STATE__) == RCC_HSE_BYPASS) { SET_BIT(RCC->CR, RCC_CR_HSEBYP); SET_BIT(RCC->CR, RCC_CR_HSEON); } else { CLEAR_BIT(RCC->CR, RCC_CR_HSEON); tmpreg = READ_BIT(RCC->CR, RCC_CR_HSEON); UNUSED(tmpreg); CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP); } }while(0) Ò __HAL_RCC_LSE_CONFIG(__STATE__) do{ if ((__STATE__) == RCC_LSE_ON) { SET_BIT(RCC->CSR, RCC_CSR_LSEON); } else if ((__STATE__) == RCC_LSE_OFF) { CLEAR_BIT(RCC->CSR, RCC_CSR_LSEON); CLEAR_BIT(RCC->CSR, RCC_CSR_LSEBYP); } else if ((__STATE__) == RCC_LSE_BYPASS) { SET_BIT(RCC->CSR, RCC_CSR_LSEBYP); SET_BIT(RCC->CSR, RCC_CSR_LSEON); } else { CLEAR_BIT(RCC->CSR, RCC_CSR_LSEON); CLEAR_BIT(RCC->CSR, RCC_CSR_LSEBYP); } }while(0) ö __HAL_RCC_MSI_ENABLE() SET_BIT(RCC->CR, RCC_CR_MSION)
|
__HAL_RCC_MSI_DISABLE() CLEAR_BIT(RCC->CR, RCC_CR_MSION)
|
__HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(_MSICALIBRATIONVALUE_) (MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, (uint32_t)(_MSICALIBRATIONVALUE_) << RCC_ICSCR_MSITRIM_Pos))
|
__HAL_RCC_MSI_RANGE_CONFIG(_MSIRANGEVALUE_) (MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSIRANGE, (uint32_t)(_MSIRANGEVALUE_))) ®
|
__HAL_RCC_GET_MSI_RANGE() (uint32_t)(READ_BIT(RCC->ICSCR, RCC_ICSCR_MSIRANGE)) ¾
|
__HAL_RCC_PLL_ENABLE() SET_BIT(RCC->CR, RCC_CR_PLLON) Ã
|
__HAL_RCC_PLL_DISABLE() CLEAR_BIT(RCC->CR, RCC_CR_PLLON) á
|
__HAL_RCC_PLL_CONFIG(__RCC_PLLSOURCE__,__PLLMUL__,__PLLDIV__) MODIFY_REG(RCC->CFGR, (RCC_CFGR_PLLSRC|RCC_CFGR_PLLMUL|RCC_CFGR_PLLDIV),((__RCC_PLLSOURCE__) | (__PLLMUL__) | (__PLLDIV__))) ê
|
__HAL_RCC_GET_PLL_OSCSOURCE() ((uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLSRC))) ý
|
__HAL_RCC_SYSCLK_CONFIG(__SYSCLKSOURCE__) MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, (__SYSCLKSOURCE__)) __HAL_RCC_GET_SYSCLK_SOURCE() ((uint32_t)(READ_BIT(RCC->CFGR,RCC_CFGR_SWS))) ¶ __HAL_RCC_MCO1_CONFIG(__MCOCLKSOURCE__,__MCODIV__) MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCOSEL | RCC_CFGR_MCO_PRE), ((__MCOCLKSOURCE__) | (__MCODIV__))) Û __HAL_RCC_RTC_CLKPRESCALER(__RTC_CLKSOURCE__) do { if(((__RTC_CLKSOURCE__) & RCC_CSR_RTCSEL_HSE) == RCC_CSR_RTCSEL_HSE) { MODIFY_REG(RCC->CR, RCC_CR_RTCPRE, ((__RTC_CLKSOURCE__) & RCC_CR_RTCPRE)); } } while (0) â __HAL_RCC_RTC_CONFIG(__RTC_CLKSOURCE__) do { __HAL_RCC_RTC_CLKPRESCALER(__RTC_CLKSOURCE__); RCC->CSR |= ((__RTC_CLKSOURCE__) & RCC_CSR_RTCSEL); } while (0) î __HAL_RCC_GET_RTC_SOURCE() (READ_BIT(RCC->CSR, RCC_CSR_RTCSEL)) ú __HAL_RCC_GET_RTC_HSE_PRESCALER() ((uint32_t)(READ_BIT(RCC->CR, RCC_CR_RTCPRE))) ÿ __HAL_RCC_RTC_ENABLE() SET_BIT(RCC->CSR, RCC_CSR_RTCEN) __HAL_RCC_RTC_DISABLE() CLEAR_BIT(RCC->CSR, RCC_CSR_RTCEN) __HAL_RCC_BACKUPRESET_FORCE() SET_BIT(RCC->CSR, RCC_CSR_RTCRST) __HAL_RCC_BACKUPRESET_RELEASE() CLEAR_BIT(RCC->CSR, RCC_CSR_RTCRST) ¬ __HAL_RCC_ENABLE_IT(__INTERRUPT__) SET_BIT(RCC->CIER, (__INTERRUPT__)) À __HAL_RCC_DISABLE_IT(__INTERRUPT__) CLEAR_BIT(RCC->CIER, (__INTERRUPT__)) Ï __HAL_RCC_CLEAR_IT(__INTERRUPT__) (RCC->CICR = (__INTERRUPT__)) Þ __HAL_RCC_GET_IT(__INTERRUPT__) ((RCC->CIFR & (__INTERRUPT__)) == (__INTERRUPT__)) å __HAL_RCC_CLEAR_RESET_FLAGS() (RCC->CSR |= RCC_CSR_RMVF) __HAL_RCC_GET_FLAG(__FLAG__) (((((((((__FLAG__) >> 5) == CR_REG_INDEX)? RCC->CR : RCC->CSR))) & ((uint32_t)1 << ((__FLAG__) & RCC_FLAG_MASK))) != 0U ) ? 1U : 0U ) __STM32L0xx_HAL_RCC_EX_H VIS_RCC_PERIPHCLOCK(__CLK__) ((__CLK__) <= (RCC_PERIPHCLK_USART1 | RCC_PERIPHCLK_USART2 | RCC_PERIPHCLK_LPUART1 | RCC_PERIPHCLK_I2C1 | RCC_PERIPHCLK_I2C2 | RCC_PERIPHCLK_RTC | RCC_PERIPHCLK_LPTIM1 | RCC_PERIPHCLK_I2C3)) \IS_RCC_USART1CLKSOURCE(__SOURCE__) (((__SOURCE__) == RCC_USART1CLKSOURCE_PCLK2) || ((__SOURCE__) == RCC_USART1CLKSOURCE_SYSCLK) || ((__SOURCE__) == RCC_USART1CLKSOURCE_LSE) || ((__SOURCE__) == RCC_USART1CLKSOURCE_HSI)) bIS_RCC_USART2CLKSOURCE(__SOURCE__) (((__SOURCE__) == RCC_USART2CLKSOURCE_PCLK1) || ((__SOURCE__) == RCC_USART2CLKSOURCE_SYSCLK) || ((__SOURCE__) == RCC_USART2CLKSOURCE_LSE) || ((__SOURCE__) == RCC_USART2CLKSOURCE_HSI)) gIS_RCC_LPUART1CLKSOURCE(__SOURCE__) (((__SOURCE__) == RCC_LPUART1CLKSOURCE_PCLK1) || ((__SOURCE__) == RCC_LPUART1CLKSOURCE_SYSCLK) || ((__SOURCE__) == RCC_LPUART1CLKSOURCE_LSE) || ((__SOURCE__) == RCC_LPUART1CLKSOURCE_HSI)) lIS_RCC_I2C1CLKSOURCE(__SOURCE__) (((__SOURCE__) == RCC_I2C1CLKSOURCE_PCLK1) || ((__SOURCE__) == RCC_I2C1CLKSOURCE_SYSCLK)|| ((__SOURCE__) == RCC_I2C1CLKSOURCE_HSI)) qIS_RCC_I2C3CLKSOURCE(__SOURCE__) (((__SOURCE__) == RCC_I2C3CLKSOURCE_PCLK1) || ((__SOURCE__) == RCC_I2C3CLKSOURCE_SYSCLK)|| ((__SOURCE__) == RCC_I2C3CLKSOURCE_HSI)) IS_RCC_LPTIMCLK(__LPTIMCLK_) (((__LPTIMCLK_) == RCC_LPTIM1CLKSOURCE_PCLK1) || ((__LPTIMCLK_) == RCC_LPTIM1CLKSOURCE_LSI) || ((__LPTIMCLK_) == RCC_LPTIM1CLKSOURCE_HSI) || ((__LPTIMCLK_) == RCC_LPTIM1CLKSOURCE_LSE)) IS_RCC_STOPWAKEUP_CLOCK(__SOURCE__) (((__SOURCE__) == RCC_STOP_WAKEUPCLOCK_MSI) || ((__SOURCE__) == RCC_STOP_WAKEUPCLOCK_HSI)) IS_RCC_LSE_DRIVE(__DRIVE__) (((__DRIVE__) == RCC_LSEDRIVE_LOW) || ((__SOURCE__) == RCC_LSEDRIVE_MEDIUMLOW) || ((__DRIVE__) == RCC_LSEDRIVE_MEDIUMHIGH) || ((__SOURCE__) == RCC_LSEDRIVE_HIGH)) RCC_EXTI_LINE_LSECSS (EXTI_IMR_IM19) RCC_PERIPHCLK_USART1 (0x00000001U) RCC_PERIPHCLK_USART2 (0x00000002U) ¡RCC_PERIPHCLK_LPUART1 (0x00000004U) ¢RCC_PERIPHCLK_I2C1 (0x00000008U) £RCC_PERIPHCLK_I2C2 (0x00000010U) ¤RCC_PERIPHCLK_RTC (0x00000020U) ¨RCC_PERIPHCLK_LPTIM1 (0x00000080U) RCC_PERIPHCLK_I2C3 (0x00000100U) ¸RCC_USART1CLKSOURCE_PCLK2 (0x00000000U) ¹RCC_USART1CLKSOURCE_SYSCLK RCC_CCIPR_USART1SEL_0 ºRCC_USART1CLKSOURCE_HSI RCC_CCIPR_USART1SEL_1 »RCC_USART1CLKSOURCE_LSE (RCC_CCIPR_USART1SEL_0 | RCC_CCIPR_USART1SEL_1) ÄRCC_USART2CLKSOURCE_PCLK1 (0x00000000U) ÅRCC_USART2CLKSOURCE_SYSCLK RCC_CCIPR_USART2SEL_0 ÆRCC_USART2CLKSOURCE_HSI RCC_CCIPR_USART2SEL_1 ÇRCC_USART2CLKSOURCE_LSE (RCC_CCIPR_USART2SEL_0 | RCC_CCIPR_USART2SEL_1) ÏRCC_LPUART1CLKSOURCE_PCLK1 (0x00000000U) ÐRCC_LPUART1CLKSOURCE_SYSCLK RCC_CCIPR_LPUART1SEL_0 ÑRCC_LPUART1CLKSOURCE_HSI RCC_CCIPR_LPUART1SEL_1 ÒRCC_LPUART1CLKSOURCE_LSE (RCC_CCIPR_LPUART1SEL_0 | RCC_CCIPR_LPUART1SEL_1) ÚRCC_I2C1CLKSOURCE_PCLK1 (0x00000000U) ÛRCC_I2C1CLKSOURCE_SYSCLK RCC_CCIPR_I2C1SEL_0 ÜRCC_I2C1CLKSOURCE_HSI RCC_CCIPR_I2C1SEL_1 æRCC_I2C3CLKSOURCE_PCLK1 (0x00000000U) çRCC_I2C3CLKSOURCE_SYSCLK RCC_CCIPR_I2C3SEL_0 èRCC_I2C3CLKSOURCE_HSI RCC_CCIPR_I2C3SEL_1 ñRCC_TIMPRES_DESACTIVATED ((uint8_t)0x00) òRCC_TIMPRES_ACTIVATED ((uint8_t)0x01) RCC_LPTIM1CLKSOURCE_PCLK1 (0x00000000U) RCC_LPTIM1CLKSOURCE_LSI RCC_CCIPR_LPTIM1SEL_0 RCC_LPTIM1CLKSOURCE_HSI RCC_CCIPR_LPTIM1SEL_1 ¡RCC_LPTIM1CLKSOURCE_LSE RCC_CCIPR_LPTIM1SEL ªRCC_STOP_WAKEUPCLOCK_MSI (0x00000000U) «RCC_STOP_WAKEUPCLOCK_HSI RCC_CFGR_STOPWUCK ´RCC_LSEDRIVE_LOW (0x00000000U) µRCC_LSEDRIVE_MEDIUMLOW RCC_CSR_LSEDRV_0 ¶RCC_LSEDRIVE_MEDIUMHIGH RCC_CSR_LSEDRV_1 ·RCC_LSEDRIVE_HIGH RCC_CSR_LSEDRV ù__HAL_RCC_GPIOE_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->IOPENR, RCC_IOPENR_GPIOEEN); tmpreg = READ_BIT(RCC->IOPENR, RCC_IOPENR_GPIOEEN); UNUSED(tmpreg); } while(0) __HAL_RCC_GPIOE_CLK_DISABLE() CLEAR_BIT(RCC->IOPENR,(RCC_IOPENR_GPIOEEN)) __HAL_RCC_GPIOE_IS_CLK_ENABLED() (READ_BIT(RCC->IOPENR, RCC_IOPENR_GPIOEEN) != 0U) __HAL_RCC_GPIOE_IS_CLK_DISABLED() (READ_BIT(RCC->IOPENR, RCC_IOPENR_GPIOEEN) == 0U) __HAL_RCC_GPIOD_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->IOPENR, RCC_IOPENR_GPIODEN); tmpreg = READ_BIT(RCC->IOPENR, RCC_IOPENR_GPIODEN); UNUSED(tmpreg); } while(0) __HAL_RCC_GPIOD_CLK_DISABLE() CLEAR_BIT(RCC->IOPENR,(RCC_IOPENR_GPIODEN)) __HAL_RCC_GPIOD_IS_CLK_ENABLED() (READ_BIT(RCC->IOPENR, RCC_IOPENR_GPIODEN) != 0U) __HAL_RCC_GPIOD_IS_CLK_DISABLED() (READ_BIT(RCC->IOPENR, RCC_IOPENR_GPIODEN) == 0U) __HAL_RCC_TIM2_CLK_ENABLE() SET_BIT(RCC->APB1ENR, (RCC_APB1ENR_TIM2EN)) __HAL_RCC_TIM3_CLK_ENABLE() SET_BIT(RCC->APB1ENR, (RCC_APB1ENR_TIM3EN)) __HAL_RCC_TIM6_CLK_ENABLE() SET_BIT(RCC->APB1ENR, (RCC_APB1ENR_TIM6EN)) __HAL_RCC_TIM7_CLK_ENABLE() SET_BIT(RCC->APB1ENR, (RCC_APB1ENR_TIM7EN)) __HAL_RCC_SPI2_CLK_ENABLE() SET_BIT(RCC->APB1ENR, (RCC_APB1ENR_SPI2EN)) __HAL_RCC_USART2_CLK_ENABLE() SET_BIT(RCC->APB1ENR, (RCC_APB1ENR_USART2EN)) __HAL_RCC_USART4_CLK_ENABLE() SET_BIT(RCC->APB1ENR, (RCC_APB1ENR_USART4EN)) __HAL_RCC_USART5_CLK_ENABLE() SET_BIT(RCC->APB1ENR, (RCC_APB1ENR_USART5EN)) __HAL_RCC_LPUART1_CLK_ENABLE() SET_BIT(RCC->APB1ENR, (RCC_APB1ENR_LPUART1EN)) __HAL_RCC_I2C1_CLK_ENABLE() SET_BIT(RCC->APB1ENR, (RCC_APB1ENR_I2C1EN)) __HAL_RCC_I2C2_CLK_ENABLE() SET_BIT(RCC->APB1ENR, (RCC_APB1ENR_I2C2EN)) __HAL_RCC_I2C3_CLK_ENABLE() SET_BIT(RCC->APB1ENR, (RCC_APB1ENR_I2C3EN)) __HAL_RCC_DAC_CLK_ENABLE() SET_BIT(RCC->APB1ENR, (RCC_APB1ENR_DACEN)) __HAL_RCC_LPTIM1_CLK_ENABLE() SET_BIT(RCC->APB1ENR, (RCC_APB1ENR_LPTIM1EN)) __HAL_RCC_TIM2_CLK_DISABLE() CLEAR_BIT(RCC->APB1ENR, (RCC_APB1ENR_TIM2EN)) __HAL_RCC_TIM3_CLK_DISABLE() CLEAR_BIT(RCC->APB1ENR, (RCC_APB1ENR_TIM3EN)) __HAL_RCC_TIM6_CLK_DISABLE() CLEAR_BIT(RCC->APB1ENR, (RCC_APB1ENR_TIM6EN)) __HAL_RCC_TIM7_CLK_DISABLE() CLEAR_BIT(RCC->APB1ENR, (RCC_APB1ENR_TIM7EN)) __HAL_RCC_SPI2_CLK_DISABLE() CLEAR_BIT(RCC->APB1ENR, (RCC_APB1ENR_SPI2EN)) __HAL_RCC_USART2_CLK_DISABLE() CLEAR_BIT(RCC->APB1ENR, (RCC_APB1ENR_USART2EN)) __HAL_RCC_USART4_CLK_DISABLE() CLEAR_BIT(RCC->APB1ENR, (RCC_APB1ENR_USART4EN)) __HAL_RCC_USART5_CLK_DISABLE() CLEAR_BIT(RCC->APB1ENR, (RCC_APB1ENR_USART5EN)) __HAL_RCC_LPUART1_CLK_DISABLE() CLEAR_BIT(RCC->APB1ENR, (RCC_APB1ENR_LPUART1EN)) __HAL_RCC_I2C1_CLK_DISABLE() CLEAR_BIT(RCC->APB1ENR, (RCC_APB1ENR_I2C1EN)) ¡__HAL_RCC_I2C2_CLK_DISABLE() CLEAR_BIT(RCC->APB1ENR, (RCC_APB1ENR_I2C2EN)) ¢__HAL_RCC_I2C3_CLK_DISABLE() CLEAR_BIT(RCC->APB1ENR, (RCC_APB1ENR_I2C3EN)) £__HAL_RCC_DAC_CLK_DISABLE() CLEAR_BIT(RCC->APB1ENR, (RCC_APB1ENR_DACEN)) ¤__HAL_RCC_LPTIM1_CLK_DISABLE() CLEAR_BIT(RCC->APB1ENR, (RCC_APB1ENR_LPTIM1EN)) ¦__HAL_RCC_TIM2_IS_CLK_ENABLED() (READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM2EN) != 0U) §__HAL_RCC_TIM3_IS_CLK_ENABLED() (READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM3EN) != 0U) ¨__HAL_RCC_TIM6_IS_CLK_ENABLED() (READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM6EN) != 0U) ©__HAL_RCC_TIM7_IS_CLK_ENABLED() (READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM7EN) != 0U) ª__HAL_RCC_SPI2_IS_CLK_ENABLED() (READ_BIT(RCC->APB1ENR, RCC_APB1ENR_SPI2EN) != 0U) «__HAL_RCC_USART2_IS_CLK_ENABLED() (READ_BIT(RCC->APB1ENR, RCC_APB1ENR_USART2EN) != 0U) ¬__HAL_RCC_USART4_IS_CLK_ENABLED() (READ_BIT(RCC->APB1ENR, RCC_APB1ENR_USART4EN) != 0U) __HAL_RCC_USART5_IS_CLK_ENABLED() (READ_BIT(RCC->APB1ENR, RCC_APB1ENR_USART5EN) != 0U) ®__HAL_RCC_LPUART1_IS_CLK_ENABLED() (READ_BIT(RCC->APB1ENR, RCC_APB1ENR_LPUART1EN) != 0U) ¯__HAL_RCC_I2C1_IS_CLK_ENABLED() (READ_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C1EN) != 0U) °__HAL_RCC_I2C2_IS_CLK_ENABLED() (READ_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C2EN) != 0U) ±__HAL_RCC_I2C3_IS_CLK_ENABLED() (READ_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C3EN) != 0U) ²__HAL_RCC_DAC_IS_CLK_ENABLED() (READ_BIT(RCC->APB1ENR, RCC_APB1ENR_DACEN) != 0U) ³__HAL_RCC_LPTIM1_IS_CLK_ENABLED() (READ_BIT(RCC->APB1ENR, RCC_APB1ENR_LPTIM1EN) != 0U) ´__HAL_RCC_TIM2_IS_CLK_DISABLED() (READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM2EN) == 0U) µ__HAL_RCC_TIM3_IS_CLK_DISABLED() (READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM3EN) == 0U) ¶__HAL_RCC_TIM6_IS_CLK_DISABLED() (READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM6EN) == 0U) ·__HAL_RCC_TIM7_IS_CLK_DISABLED() (READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM7EN) == 0U) ¸__HAL_RCC_SPI2_IS_CLK_DISABLED() (READ_BIT(RCC->APB1ENR, RCC_APB1ENR_SPI2EN) == 0U) ¹__HAL_RCC_USART2_IS_CLK_DISABLED() (READ_BIT(RCC->APB1ENR, RCC_APB1ENR_USART2EN) == 0U) º__HAL_RCC_USART4_IS_CLK_DISABLED() (READ_BIT(RCC->APB1ENR, RCC_APB1ENR_USART4EN) == 0U) »__HAL_RCC_USART5_IS_CLK_DISABLED() (READ_BIT(RCC->APB1ENR, RCC_APB1ENR_USART5EN) == 0U) ¼__HAL_RCC_LPUART1_IS_CLK_DISABLED() (READ_BIT(RCC->APB1ENR, RCC_APB1ENR_LPUART1EN) == 0U) ½__HAL_RCC_I2C1_IS_CLK_DISABLED() (READ_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C1EN) == 0U) ¾__HAL_RCC_I2C2_IS_CLK_DISABLED() (READ_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C2EN) == 0U) ¿__HAL_RCC_I2C3_IS_CLK_DISABLED() (READ_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C3EN) == 0U) À__HAL_RCC_DAC_IS_CLK_DISABLED() (READ_BIT(RCC->APB1ENR, RCC_APB1ENR_DACEN) == 0U) Á__HAL_RCC_LPTIM1_IS_CLK_DISABLED() (READ_BIT(RCC->APB1ENR, RCC_APB1ENR_LPTIM1EN) == 0U) ×__HAL_RCC_TIM21_CLK_ENABLE() SET_BIT(RCC->APB2ENR, (RCC_APB2ENR_TIM21EN)) Ù__HAL_RCC_TIM22_CLK_ENABLE() SET_BIT(RCC->APB2ENR, (RCC_APB2ENR_TIM22EN)) Û__HAL_RCC_ADC1_CLK_ENABLE() SET_BIT(RCC->APB2ENR, (RCC_APB2ENR_ADC1EN)) Ü__HAL_RCC_SPI1_CLK_ENABLE() SET_BIT(RCC->APB2ENR, (RCC_APB2ENR_SPI1EN)) Ý__HAL_RCC_USART1_CLK_ENABLE() SET_BIT(RCC->APB2ENR, (RCC_APB2ENR_USART1EN)) ß__HAL_RCC_TIM21_CLK_DISABLE() CLEAR_BIT(RCC->APB2ENR, (RCC_APB2ENR_TIM21EN)) á__HAL_RCC_TIM22_CLK_DISABLE() CLEAR_BIT(RCC->APB2ENR, (RCC_APB2ENR_TIM22EN)) ã__HAL_RCC_ADC1_CLK_DISABLE() CLEAR_BIT(RCC->APB2ENR, (RCC_APB2ENR_ADC1EN)) ä__HAL_RCC_SPI1_CLK_DISABLE() CLEAR_BIT(RCC->APB2ENR, (RCC_APB2ENR_SPI1EN)) å__HAL_RCC_USART1_CLK_DISABLE() CLEAR_BIT(RCC->APB2ENR, (RCC_APB2ENR_USART1EN)) ç__HAL_RCC_FIREWALL_CLK_ENABLE() SET_BIT(RCC->APB2ENR, (RCC_APB2ENR_MIFIEN)) è__HAL_RCC_FIREWALL_CLK_DISABLE() CLEAR_BIT(RCC->APB2ENR, (RCC_APB2ENR_MIFIEN)) ë__HAL_RCC_TIM21_IS_CLK_ENABLED() (READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM21EN) != 0U) í__HAL_RCC_TIM22_IS_CLK_ENABLED() (READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM22EN) != 0U) ï__HAL_RCC_ADC1_IS_CLK_ENABLED() (READ_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC1EN) != 0U) ð__HAL_RCC_SPI1_IS_CLK_ENABLED() (READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI1EN) != 0U) ñ__HAL_RCC_USART1_IS_CLK_ENABLED() (READ_BIT(RCC->APB2ENR, RCC_APB2ENR_USART1EN) != 0U) ó__HAL_RCC_TIM21_IS_CLK_DISABLED() (READ_BIT(RCC->APB2ENR, (RCC_APB2ENR_TIM21EN) == 0U) õ__HAL_RCC_TIM22_IS_CLK_DISABLED() (READ_BIT(RCC->APB2ENR, (RCC_APB2ENR_TIM22EN) == 0U) ÷__HAL_RCC_ADC1_IS_CLK_DISABLED() (READ_BIT(RCC->APB2ENR, (RCC_APB2ENR_ADC1EN) == 0U) ø__HAL_RCC_SPI1_IS_CLK_DISABLED() (READ_BIT(RCC->APB2ENR, (RCC_APB2ENR_SPI1EN) == 0U) ù__HAL_RCC_USART1_IS_CLK_DISABLED() (READ_BIT(RCC->APB2ENR, (RCC_APB2ENR_USART1EN) == 0U) û__HAL_RCC_FIREWALL_IS_CLK_ENABLED() (READ_BIT(RCC->APB2ENR, RCC_APB2ENR_MIFIEN) != 0U) ü__HAL_RCC_FIREWALL_IS_CLK_DISABLED() (READ_BIT(RCC->APB2ENR, (RCC_APB2ENR_MIFIEN) == 0U) ¤__HAL_RCC_GPIOE_FORCE_RESET() SET_BIT(RCC->IOPRSTR, (RCC_IOPRSTR_GPIOERST)) ¦__HAL_RCC_GPIOE_RELEASE_RESET() CLEAR_BIT(RCC->IOPRSTR,(RCC_IOPRSTR_GPIOERST)) __HAL_RCC_GPIOD_FORCE_RESET() SET_BIT(RCC->IOPRSTR, (RCC_IOPRSTR_GPIODRST)) ®__HAL_RCC_GPIOD_RELEASE_RESET() CLEAR_BIT(RCC->IOPRSTR,(RCC_IOPRSTR_GPIODRST)) å__HAL_RCC_TIM2_FORCE_RESET() SET_BIT(RCC->APB1RSTR, (RCC_APB1RSTR_TIM2RST)) æ__HAL_RCC_TIM3_FORCE_RESET() SET_BIT(RCC->APB1RSTR, (RCC_APB1RSTR_TIM3RST)) ç__HAL_RCC_TIM6_FORCE_RESET() SET_BIT(RCC->APB1RSTR, (RCC_APB1RSTR_TIM6RST)) è__HAL_RCC_TIM7_FORCE_RESET() SET_BIT(RCC->APB1RSTR, (RCC_APB1RSTR_TIM7RST)) é__HAL_RCC_LPTIM1_FORCE_RESET() SET_BIT(RCC->APB1RSTR, (RCC_APB1RSTR_LPTIM1RST)) ê__HAL_RCC_I2C1_FORCE_RESET() SET_BIT(RCC->APB1RSTR, (RCC_APB1RSTR_I2C1RST)) ë__HAL_RCC_I2C2_FORCE_RESET() SET_BIT(RCC->APB1RSTR, (RCC_APB1RSTR_I2C2RST)) ì__HAL_RCC_I2C3_FORCE_RESET() SET_BIT(RCC->APB1RSTR, (RCC_APB1RSTR_I2C3RST)) í__HAL_RCC_USART2_FORCE_RESET() SET_BIT(RCC->APB1RSTR, (RCC_APB1RSTR_USART2RST)) î__HAL_RCC_USART4_FORCE_RESET() SET_BIT(RCC->APB1RSTR, (RCC_APB1RSTR_USART4RST)) ï__HAL_RCC_USART5_FORCE_RESET() SET_BIT(RCC->APB1RSTR, (RCC_APB1RSTR_USART5RST)) ð__HAL_RCC_LPUART1_FORCE_RESET() SET_BIT(RCC->APB1RSTR, (RCC_APB1RSTR_LPUART1RST)) ñ__HAL_RCC_SPI2_FORCE_RESET() SET_BIT(RCC->APB1RSTR, (RCC_APB1RSTR_SPI2RST)) ò__HAL_RCC_DAC_FORCE_RESET() SET_BIT(RCC->APB1RSTR, (RCC_APB1RSTR_DACRST)) ô__HAL_RCC_TIM2_RELEASE_RESET() CLEAR_BIT(RCC->APB1RSTR, (RCC_APB1RSTR_TIM2RST)) õ__HAL_RCC_TIM3_RELEASE_RESET() CLEAR_BIT(RCC->APB1RSTR, (RCC_APB1RSTR_TIM3RST)) ö__HAL_RCC_TIM6_RELEASE_RESET() CLEAR_BIT(RCC->APB1RSTR, (RCC_APB1RSTR_TIM6RST)) ÷__HAL_RCC_TIM7_RELEASE_RESET() CLEAR_BIT(RCC->APB1RSTR, (RCC_APB1RSTR_TIM7RST)) ø__HAL_RCC_LPTIM1_RELEASE_RESET() CLEAR_BIT(RCC->APB1RSTR, (RCC_APB1RSTR_LPTIM1RST)) ù__HAL_RCC_I2C1_RELEASE_RESET() CLEAR_BIT(RCC->APB1RSTR, (RCC_APB1RSTR_I2C1RST)) ú__HAL_RCC_I2C2_RELEASE_RESET() CLEAR_BIT(RCC->APB1RSTR, (RCC_APB1RSTR_I2C2RST)) û__HAL_RCC_I2C3_RELEASE_RESET() CLEAR_BIT(RCC->APB1RSTR, (RCC_APB1RSTR_I2C3RST)) ü__HAL_RCC_USART2_RELEASE_RESET() CLEAR_BIT(RCC->APB1RSTR, (RCC_APB1RSTR_USART2RST)) ý__HAL_RCC_USART4_RELEASE_RESET() CLEAR_BIT(RCC->APB1RSTR, (RCC_APB1RSTR_USART4RST)) þ__HAL_RCC_USART5_RELEASE_RESET() CLEAR_BIT(RCC->APB1RSTR, (RCC_APB1RSTR_USART5RST)) ÿ__HAL_RCC_LPUART1_RELEASE_RESET() CLEAR_BIT(RCC->APB1RSTR, (RCC_APB1RSTR_LPUART1RST)) __HAL_RCC_SPI2_RELEASE_RESET() CLEAR_BIT(RCC->APB1RSTR, (RCC_APB1RSTR_SPI2RST)) __HAL_RCC_DAC_RELEASE_RESET() CLEAR_BIT(RCC->APB1RSTR, (RCC_APB1RSTR_DACRST)) ¢__HAL_RCC_USART1_FORCE_RESET() SET_BIT(RCC->APB2RSTR, (RCC_APB2RSTR_USART1RST)) £__HAL_RCC_ADC1_FORCE_RESET() SET_BIT(RCC->APB2RSTR, (RCC_APB2RSTR_ADC1RST)) ¤__HAL_RCC_SPI1_FORCE_RESET() SET_BIT(RCC->APB2RSTR, (RCC_APB2RSTR_SPI1RST)) ¥__HAL_RCC_TIM21_FORCE_RESET() SET_BIT(RCC->APB2RSTR, (RCC_APB2RSTR_TIM21RST)) ¦__HAL_RCC_TIM22_FORCE_RESET() SET_BIT(RCC->APB2RSTR, (RCC_APB2RSTR_TIM22RST)) ¨__HAL_RCC_USART1_RELEASE_RESET() CLEAR_BIT(RCC->APB2RSTR, (RCC_APB2RSTR_USART1RST)) ©__HAL_RCC_ADC1_RELEASE_RESET() CLEAR_BIT(RCC->APB2RSTR, (RCC_APB2RSTR_ADC1RST)) ª__HAL_RCC_SPI1_RELEASE_RESET() CLEAR_BIT(RCC->APB2RSTR, (RCC_APB2RSTR_SPI1RST)) «__HAL_RCC_TIM21_RELEASE_RESET() CLEAR_BIT(RCC->APB2RSTR, (RCC_APB2RSTR_TIM21RST)) ¬__HAL_RCC_TIM22_RELEASE_RESET() CLEAR_BIT(RCC->APB2RSTR, (RCC_APB2RSTR_TIM22RST)) ø__HAL_RCC_GPIOE_CLK_SLEEP_ENABLE() SET_BIT(RCC->IOPSMENR, (RCC_IOPSMENR_GPIOESMEN)) ù__HAL_RCC_GPIOE_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->IOPSMENR,(RCC_IOPSMENR_GPIOESMEN)) û__HAL_RCC_GPIOE_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->IOPSMENR, RCC_IOPSMENR_GPIOESMEN) != 0U) ü__HAL_RCC_GPIOE_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->IOPSMENR, RCC_IOPSMENR_GPIOESMEN) == 0U) __HAL_RCC_GPIOD_CLK_SLEEP_ENABLE() SET_BIT(RCC->IOPSMENR, (RCC_IOPSMENR_GPIODSMEN)) __HAL_RCC_GPIOD_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->IOPSMENR,(RCC_IOPSMENR_GPIODSMEN))
__HAL_RCC_GPIOD_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->IOPSMENR, RCC_IOPSMENR_GPIODSMEN) != 0U) __HAL_RCC_GPIOD_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->IOPSMENR, RCC_IOPSMENR_GPIODSMEN) == 0U) Æ __HAL_RCC_TIM2_CLK_SLEEP_ENABLE() SET_BIT(RCC->APB1SMENR, (RCC_APB1SMENR_TIM2SMEN)) Ç __HAL_RCC_TIM3_CLK_SLEEP_ENABLE() SET_BIT(RCC->APB1SMENR, (RCC_APB1SMENR_TIM3SMEN)) È __HAL_RCC_TIM6_CLK_SLEEP_ENABLE() SET_BIT(RCC->APB1SMENR, (RCC_APB1SMENR_TIM6SMEN)) É __HAL_RCC_TIM7_CLK_SLEEP_ENABLE() SET_BIT(RCC->APB1SMENR, (RCC_APB1SMENR_TIM7SMEN)) Ê __HAL_RCC_SPI2_CLK_SLEEP_ENABLE() SET_BIT(RCC->APB1SMENR, (RCC_APB1SMENR_SPI2SMEN)) Ë __HAL_RCC_USART2_CLK_SLEEP_ENABLE() SET_BIT(RCC->APB1SMENR, (RCC_APB1SMENR_USART2SMEN)) Ì __HAL_RCC_USART4_CLK_SLEEP_ENABLE() SET_BIT(RCC->APB1SMENR, (RCC_APB1SMENR_USART4SMEN)) Í __HAL_RCC_USART5_CLK_SLEEP_ENABLE() SET_BIT(RCC->APB1SMENR, (RCC_APB1SMENR_USART5SMEN)) Î __HAL_RCC_LPUART1_CLK_SLEEP_ENABLE() SET_BIT(RCC->APB1SMENR, (RCC_APB1SMENR_LPUART1SMEN)) Ï __HAL_RCC_I2C1_CLK_SLEEP_ENABLE() SET_BIT(RCC->APB1SMENR, (RCC_APB1SMENR_I2C1SMEN)) Ð __HAL_RCC_I2C2_CLK_SLEEP_ENABLE() SET_BIT(RCC->APB1SMENR, (RCC_APB1SMENR_I2C2SMEN)) Ñ __HAL_RCC_I2C3_CLK_SLEEP_ENABLE() SET_BIT(RCC->APB1SMENR, (RCC_APB1SMENR_I2C3SMEN)) Ò __HAL_RCC_DAC_CLK_SLEEP_ENABLE() SET_BIT(RCC->APB1SMENR, (RCC_APB1SMENR_DACSMEN)) Ó __HAL_RCC_LPTIM1_CLK_SLEEP_ENABLE() SET_BIT(RCC->APB1SMENR, (RCC_APB1SMENR_LPTIM1SMEN)) Õ __HAL_RCC_TIM2_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APB1SMENR, (RCC_APB1SMENR_TIM2SMEN)) Ö __HAL_RCC_TIM3_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APB1SMENR, (RCC_APB1SMENR_TIM3SMEN)) × __HAL_RCC_TIM6_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APB1SMENR, (RCC_APB1SMENR_TIM6SMEN)) Ø __HAL_RCC_TIM7_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APB1SMENR, (RCC_APB1SMENR_TIM7SMEN)) Ù __HAL_RCC_SPI2_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APB1SMENR, (RCC_APB1SMENR_SPI2SMEN)) Ú __HAL_RCC_USART2_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APB1SMENR, (RCC_APB1SMENR_USART2SMEN)) Û __HAL_RCC_USART4_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APB1SMENR, (RCC_APB1SMENR_USART4SMEN)) Ü __HAL_RCC_USART5_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APB1SMENR, (RCC_APB1SMENR_USART5SMEN)) Ý __HAL_RCC_LPUART1_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APB1SMENR, (RCC_APB1SMENR_LPUART1SMEN)) Þ __HAL_RCC_I2C1_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APB1SMENR, (RCC_APB1SMENR_I2C1SMEN)) ß __HAL_RCC_I2C2_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APB1SMENR, (RCC_APB1SMENR_I2C2SMEN)) à __HAL_RCC_I2C3_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APB1SMENR, (RCC_APB1SMENR_I2C3SMEN)) á __HAL_RCC_DAC_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APB1SMENR, (RCC_APB1SMENR_DACSMEN)) â __HAL_RCC_LPTIM1_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APB1SMENR, (RCC_APB1SMENR_LPTIM1SMEN)) ä __HAL_RCC_TIM2_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APB1SMENR, RCC_APB1SMENR_TIM2SMEN) != 0U) å __HAL_RCC_TIM3_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APB1SMENR, RCC_APB1SMENR_TIM3SMEN) != 0U) æ __HAL_RCC_TIM6_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APB1SMENR, RCC_APB1SMENR_TIM6SMEN) != 0U) ç __HAL_RCC_TIM7_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APB1SMENR, RCC_APB1SMENR_TIM7SMEN) != 0U) è __HAL_RCC_SPI2_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APB1SMENR, RCC_APB1SMENR_SPI2SMEN) != 0U) é __HAL_RCC_USART2_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APB1SMENR, RCC_APB1SMENR_USART2SMEN) != 0U) ê __HAL_RCC_USART4_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APB1SMENR, RCC_APB1SMENR_USART4SMEN) != 0U) ë __HAL_RCC_USART5_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APB1SMENR, RCC_APB1SMENR_USART5SMEN) != 0U) ì __HAL_RCC_LPUART1_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APB1SMENR, RCC_APB1SMENR_LPUART1SMEN) != 0U) í __HAL_RCC_I2C1_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APB1SMENR, RCC_APB1SMENR_I2C1SMEN) != 0U) î __HAL_RCC_I2C2_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APB1SMENR, RCC_APB1SMENR_I2C2SMEN) != 0U) ï __HAL_RCC_I2C3_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APB1SMENR, RCC_APB1SMENR_I2C3SMEN) != 0U) ð __HAL_RCC_DAC_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APB1SMENR, RCC_APB1SMENR_DACSMEN) != 0U) ñ __HAL_RCC_LPTIM1_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APB1SMENR, RCC_APB1SMENR_LPTIM1SMEN) != 0U) ò __HAL_RCC_TIM2_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APB1SMENR, RCC_APB1SMENR_TIM2SMEN) == 0U) ó __HAL_RCC_TIM3_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APB1SMENR, RCC_APB1SMENR_TIM3SMEN) == 0U) ô __HAL_RCC_TIM6_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APB1SMENR, RCC_APB1SMENR_TIM6SMEN) == 0U) õ __HAL_RCC_TIM7_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APB1SMENR, RCC_APB1SMENR_TIM7SMEN) == 0U) ö __HAL_RCC_SPI2_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APB1SMENR, RCC_APB1SMENR_SPI2SMEN) == 0U) ÷ __HAL_RCC_USART2_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APB1SMENR, RCC_APB1SMENR_USART2SMEN) == 0U) ø __HAL_RCC_USART4_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APB1SMENR, RCC_APB1SMENR_USART4SMEN) == 0U) ù __HAL_RCC_USART5_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APB1SMENR, RCC_APB1SMENR_USART5SMEN) == 0U) ú __HAL_RCC_LPUART1_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APB1SMENR, RCC_APB1SMENR_LPUART1SMEN) == 0U) û __HAL_RCC_I2C1_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APB1SMENR, RCC_APB1SMENR_I2C1SMEN) == 0U) ü __HAL_RCC_I2C2_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APB1SMENR, RCC_APB1SMENR_I2C2SMEN) == 0U) ý __HAL_RCC_I2C3_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APB1SMENR, RCC_APB1SMENR_I2C3SMEN) == 0U) þ __HAL_RCC_DAC_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APB1SMENR, RCC_APB1SMENR_DACSMEN) == 0U) ÿ __HAL_RCC_LPTIM1_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APB1SMENR, RCC_APB1SMENR_LPTIM1SMEN) == 0U) Ê
|
__HAL_RCC_TIM21_CLK_SLEEP_ENABLE() SET_BIT(RCC->APB2SMENR, (RCC_APB2SMENR_TIM21SMEN)) Ì
|
__HAL_RCC_TIM22_CLK_SLEEP_ENABLE() SET_BIT(RCC->APB2SMENR, (RCC_APB2SMENR_TIM22SMEN)) Î
|
__HAL_RCC_ADC1_CLK_SLEEP_ENABLE() SET_BIT(RCC->APB2SMENR, (RCC_APB2SMENR_ADC1SMEN)) Ï
|
__HAL_RCC_SPI1_CLK_SLEEP_ENABLE() SET_BIT(RCC->APB2SMENR, (RCC_APB2SMENR_SPI1SMEN)) Ð
|
__HAL_RCC_USART1_CLK_SLEEP_ENABLE() SET_BIT(RCC->APB2SMENR, (RCC_APB2SMENR_USART1SMEN)) Ò
|
__HAL_RCC_TIM21_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APB2SMENR, (RCC_APB2SMENR_TIM21SMEN)) Ô
|
__HAL_RCC_TIM22_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APB2SMENR, (RCC_APB2SMENR_TIM22SMEN)) Ö
|
__HAL_RCC_ADC1_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APB2SMENR, (RCC_APB2SMENR_ADC1SMEN)) ×
|
__HAL_RCC_SPI1_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APB2SMENR, (RCC_APB2SMENR_SPI1SMEN)) Ø
|
__HAL_RCC_USART1_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APB2SMENR, (RCC_APB2SMENR_USART1SMEN)) Ú
|
__HAL_RCC_TIM21_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APB2SMENR, RCC_APB2SMENR_TIM21SMEN) != 0U) Ü
|
__HAL_RCC_TIM22_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APB2SMENR, RCC_APB2SMENR_TIM22SMEN) != 0U) Þ
|
__HAL_RCC_ADC1_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APB2SMENR, RCC_APB2SMENR_ADC1SMEN) != 0U) ß
|
__HAL_RCC_SPI1_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APB2SMENR, RCC_APB2SMENR_SPI1SMEN) != 0U) à
|
__HAL_RCC_USART1_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APB2SMENR, RCC_APB2SMENR_USART1SMEN) != 0U) â
|
__HAL_RCC_TIM21_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APB2SMENR, (RCC_APB2SMENR_TIM21SMEN) == 0U) ä
|
__HAL_RCC_TIM22_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APB2SMENR, (RCC_APB2SMENR_TIM22SMEN) == 0U) æ
|
__HAL_RCC_ADC1_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APB2SMENR, (RCC_APB2SMENR_ADC1SMEN) == 0U) ç
|
__HAL_RCC_SPI1_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APB2SMENR, (RCC_APB2SMENR_SPI1SMEN) == 0U) è
|
__HAL_RCC_USART1_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APB2SMENR, (RCC_APB2SMENR_USART1SMEN) == 0U) ù
|
__HAL_RCC_LSECSS_EXTI_ENABLE_IT() SET_BIT(EXTI->IMR, RCC_EXTI_LINE_LSECSS) ÿ
|
__HAL_RCC_LSECSS_EXTI_DISABLE_IT() CLEAR_BIT(EXTI->IMR, RCC_EXTI_LINE_LSECSS)
__HAL_RCC_LSECSS_EXTI_ENABLE_EVENT() SET_BIT(EXTI->EMR, RCC_EXTI_LINE_LSECSS) __HAL_RCC_LSECSS_EXTI_DISABLE_EVENT() CLEAR_BIT(EXTI->EMR, RCC_EXTI_LINE_LSECSS) __HAL_RCC_LSECSS_EXTI_ENABLE_FALLING_EDGE() SET_BIT(EXTI->FTSR, RCC_EXTI_LINE_LSECSS) __HAL_RCC_LSECSS_EXTI_DISABLE_FALLING_EDGE() CLEAR_BIT(EXTI->FTSR, RCC_EXTI_LINE_LSECSS) __HAL_RCC_LSECSS_EXTI_ENABLE_RISING_EDGE() SET_BIT(EXTI->RTSR, RCC_EXTI_LINE_LSECSS) ¦ __HAL_RCC_LSECSS_EXTI_DISABLE_RISING_EDGE() CLEAR_BIT(EXTI->RTSR, RCC_EXTI_LINE_LSECSS) ¬ __HAL_RCC_LSECSS_EXTI_ENABLE_RISING_FALLING_EDGE() do { __HAL_RCC_LSECSS_EXTI_ENABLE_RISING_EDGE(); __HAL_RCC_LSECSS_EXTI_ENABLE_FALLING_EDGE(); } while(0) ¶ __HAL_RCC_LSECSS_EXTI_DISABLE_RISING_FALLING_EDGE() do { __HAL_RCC_LSECSS_EXTI_DISABLE_RISING_EDGE(); __HAL_RCC_LSECSS_EXTI_DISABLE_FALLING_EDGE(); } while(0) À __HAL_RCC_LSECSS_EXTI_GET_FLAG() (EXTI->PR & (RCC_EXTI_LINE_LSECSS)) Æ __HAL_RCC_LSECSS_EXTI_CLEAR_FLAG() (EXTI->PR = (RCC_EXTI_LINE_LSECSS)) Ì __HAL_RCC_LSECSS_EXTI_GENERATE_SWIT() SET_BIT(EXTI->SWIER, RCC_EXTI_LINE_LSECSS) ü __HAL_RCC_I2C1_CONFIG(__I2C1_CLKSOURCE__) MODIFY_REG(RCC->CCIPR, RCC_CCIPR_I2C1SEL, (uint32_t)(__I2C1_CLKSOURCE__))
__HAL_RCC_GET_I2C1_SOURCE() ((uint32_t)(READ_BIT(RCC->CCIPR, RCC_CCIPR_I2C1SEL))) __HAL_RCC_I2C3_CONFIG(__I2C3_CLKSOURCE__) MODIFY_REG(RCC->CCIPR, RCC_CCIPR_I2C3SEL, (uint32_t)(__I2C3_CLKSOURCE__)) __HAL_RCC_GET_I2C3_SOURCE() ((uint32_t)(READ_BIT(RCC->CCIPR, RCC_CCIPR_I2C3SEL))) § __HAL_RCC_USART1_CONFIG(__USART1_CLKSOURCE__) MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, (uint32_t)(__USART1_CLKSOURCE__)) ± __HAL_RCC_GET_USART1_SOURCE() ((uint32_t)(READ_BIT(RCC->CCIPR, RCC_CCIPR_USART1SEL))) ½ __HAL_RCC_USART2_CONFIG(__USART2_CLKSOURCE__) MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART2SEL, (uint32_t)(__USART2_CLKSOURCE__)) Ç __HAL_RCC_GET_USART2_SOURCE() ((uint32_t)(READ_BIT(RCC->CCIPR, RCC_CCIPR_USART2SEL))) Ò __HAL_RCC_LPUART1_CONFIG(__LPUART1_CLKSOURCE__) MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, (uint32_t)(__LPUART1_CLKSOURCE__)) Ü __HAL_RCC_GET_LPUART1_SOURCE() ((uint32_t)(READ_BIT(RCC->CCIPR, RCC_CCIPR_LPUART1SEL))) ç __HAL_RCC_LPTIM1_CONFIG(__LPTIM1_CLKSOURCE__) MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPTIM1SEL, (uint32_t)(__LPTIM1_CLKSOURCE__)) ñ __HAL_RCC_GET_LPTIM1_SOURCE() ((uint32_t)(READ_BIT(RCC->CCIPR, RCC_CCIPR_LPTIM1SEL))) ´ __HAL_RCC_HSISTOP_ENABLE() SET_BIT(RCC->CR, RCC_CR_HSIKERON) » __HAL_RCC_HSISTOP_DISABLE() CLEAR_BIT(RCC->CR, RCC_CR_HSIKERON) Ç __HAL_RCC_LSEDRIVE_CONFIG(__RCC_LSEDRIVE__) (MODIFY_REG(RCC->CSR, RCC_CSR_LSEDRV, (uint32_t)(__RCC_LSEDRIVE__) )) Ò __HAL_RCC_WAKEUPSTOP_CLK_CONFIG(__RCC_STOPWUCLK__) (MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, (uint32_t)(__RCC_STOPWUCLK__) )) å__HAL_RCC_HSI_OUT_ENABLE() SET_BIT(RCC->CR, RCC_CR_HSIOUTEN) ë__HAL_RCC_HSI_OUT_DISABLE() CLEAR_BIT(RCC->CR, RCC_CR_HSIOUTEN) __STM32L0xx_HAL_DEF :UNUSED(X) (void)X =HAL_MAX_DELAY 0xFFFFFFFFU ?HAL_IS_BIT_SET(REG,BIT) (((REG) & (BIT)) == (BIT)) @HAL_IS_BIT_CLR(REG,BIT) (((REG) & (BIT)) == 0U) B__HAL_LINKDMA(__HANDLE__,__PPP_DMA_FIELD__,__DMA_HANDLE__) do{ (__HANDLE__)->__PPP_DMA_FIELD__ = &(__DMA_HANDLE__); (__DMA_HANDLE__).Parent = (__HANDLE__); } while(0) W__HAL_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = 0U) ___HAL_LOCK(__HANDLE__) do{ if((__HANDLE__)->Lock == HAL_LOCKED) { return HAL_BUSY; } else { (__HANDLE__)->Lock = HAL_LOCKED; } }while (0) k__HAL_UNLOCK(__HANDLE__) do{ (__HANDLE__)->Lock = HAL_UNLOCKED; }while (0) __ALIGN_END __ALIGN_BEGIN __align(4) ®__RAM_FUNC °__NOINLINE __attribute__ ( (noinline) ) (__STM32L0xx_H 6STM32L0 h__STM32L0xx_CMSIS_VERSION_MAIN (0x01) i__STM32L0xx_CMSIS_VERSION_SUB1 (0x09) j__STM32L0xx_CMSIS_VERSION_SUB2 (0x03) k__STM32L0xx_CMSIS_VERSION_RC (0x00) l__STM32L0xx_CMSIS_VERSION ((__STM32L0xx_CMSIS_VERSION_MAIN << 24) |(__STM32L0xx_CMSIS_VERSION_SUB1 << 16) |(__STM32L0xx_CMSIS_VERSION_SUB2 << 8 ) |(__STM32L0xx_CMSIS_VERSION_RC)) ´IS_FUNCTIONAL_STATE(STATE) (((STATE) == DISABLE) || ((STATE) == ENABLE)) ÄSET_BIT(REG,BIT) ((REG) |= (BIT)) ÆCLEAR_BIT(REG,BIT) ((REG) &= ~(BIT)) ÈREAD_BIT(REG,BIT) ((REG) & (BIT)) ÊCLEAR_REG(REG) ((REG) = (0x0)) ÌWRITE_REG(REG,VAL) ((REG) = (VAL)) ÎREAD_REG(REG) ((REG)) ÐMODIFY_REG(REG,CLEARMASK,SETMASK) WRITE_REG((REG), (((READ_REG(REG)) & (~(CLEARMASK))) | (SETMASK))) ÔATOMIC_SET_BIT(REG,BIT) do { uint32_t primask; primask = __get_PRIMASK(); __set_PRIMASK(1); SET_BIT((REG), (BIT)); __set_PRIMASK(primask); } while(0) ÞATOMIC_CLEAR_BIT(REG,BIT) do { uint32_t primask; primask = __get_PRIMASK(); __set_PRIMASK(1); CLEAR_BIT((REG), (BIT)); __set_PRIMASK(primask); } while(0) èATOMIC_MODIFY_REG(REG,CLEARMSK,SETMASK) do { uint32_t primask; primask = __get_PRIMASK(); __set_PRIMASK(1); MODIFY_REG((REG), (CLEARMSK), (SETMASK)); __set_PRIMASK(primask); } while(0) òATOMIC_SETH_BIT(REG,BIT) ATOMIC_SET_BIT(REG, BIT) õATOMIC_CLEARH_BIT(REG,BIT) ATOMIC_CLEAR_BIT(REG, BIT) øATOMIC_MODIFYH_REG(REG,CLEARMSK,SETMASK) ATOMIC_MODIFY_REG(REG, CLEARMSK, SETMASK) ÿ $__STM32L071xx_H 1__CM0PLUS_REV 0U 2__MPU_PRESENT 1U 3__VTOR_PRESENT 1U 4__NVIC_PRIO_BITS 2U 5__Vendor_SysTickConfig 0U qrsýFLASH_BASE (0x08000000UL) ÿDATA_EEPROM_BASE (0x08080000UL) DATA_EEPROM_BANK2_BASE (0x08080C00UL) DATA_EEPROM_BANK1_END (0x08080BFFUL) DATA_EEPROM_BANK2_END (0x080817FFUL) SRAM_BASE (0x20000000UL) SRAM_SIZE_MAX (0x00005000UL) PERIPH_BASE (0x40000000UL) APBPERIPH_BASE PERIPH_BASE AHBPERIPH_BASE (PERIPH_BASE + 0x00020000UL) IOPPERIPH_BASE (PERIPH_BASE + 0x10000000UL) TIM2_BASE (APBPERIPH_BASE + 0x00000000UL) TIM3_BASE (APBPERIPH_BASE + 0x00000400UL) TIM6_BASE (APBPERIPH_BASE + 0x00001000UL) TIM7_BASE (APBPERIPH_BASE + 0x00001400UL) RTC_BASE (APBPERIPH_BASE + 0x00002800UL) WWDG_BASE (APBPERIPH_BASE + 0x00002C00UL) IWDG_BASE (APBPERIPH_BASE + 0x00003000UL) SPI2_BASE (APBPERIPH_BASE + 0x00003800UL) USART2_BASE (APBPERIPH_BASE + 0x00004400UL) LPUART1_BASE (APBPERIPH_BASE + 0x00004800UL) USART4_BASE (APBPERIPH_BASE + 0x00004C00UL) USART5_BASE (APBPERIPH_BASE + 0x00005000UL) I2C1_BASE (APBPERIPH_BASE + 0x00005400UL) I2C2_BASE (APBPERIPH_BASE + 0x00005800UL) PWR_BASE (APBPERIPH_BASE + 0x00007000UL) LPTIM1_BASE (APBPERIPH_BASE + 0x00007C00UL) I2C3_BASE (APBPERIPH_BASE + 0x00007800UL) SYSCFG_BASE (APBPERIPH_BASE + 0x00010000UL) COMP1_BASE (APBPERIPH_BASE + 0x00010018UL) ¡COMP2_BASE (APBPERIPH_BASE + 0x0001001CUL) ¢COMP12_COMMON ((COMP_Common_TypeDef *) COMP1_BASE) £EXTI_BASE (APBPERIPH_BASE + 0x00010400UL) ¤TIM21_BASE (APBPERIPH_BASE + 0x00010800UL) ¥TIM22_BASE (APBPERIPH_BASE + 0x00011400UL) ¦FIREWALL_BASE (APBPERIPH_BASE + 0x00011C00UL) §ADC1_BASE (APBPERIPH_BASE + 0x00012400UL) ¨ADC_BASE (APBPERIPH_BASE + 0x00012708UL) ©SPI1_BASE (APBPERIPH_BASE + 0x00013000UL) ªUSART1_BASE (APBPERIPH_BASE + 0x00013800UL) «DBGMCU_BASE (APBPERIPH_BASE + 0x00015800UL) DMA1_BASE (AHBPERIPH_BASE + 0x00000000UL) ®DMA1_Channel1_BASE (DMA1_BASE + 0x00000008UL) ¯DMA1_Channel2_BASE (DMA1_BASE + 0x0000001CUL) °DMA1_Channel3_BASE (DMA1_BASE + 0x00000030UL) ±DMA1_Channel4_BASE (DMA1_BASE + 0x00000044UL) ²DMA1_Channel5_BASE (DMA1_BASE + 0x00000058UL) ³DMA1_Channel6_BASE (DMA1_BASE + 0x0000006CUL) ´DMA1_Channel7_BASE (DMA1_BASE + 0x00000080UL) µDMA1_CSELR_BASE (DMA1_BASE + 0x000000A8UL) ¸RCC_BASE (AHBPERIPH_BASE + 0x00001000UL) ¹FLASH_R_BASE (AHBPERIPH_BASE + 0x00002000UL) ºOB_BASE (0x1FF80000UL) »FLASHSIZE_BASE (0x1FF8007CUL) ¼UID_BASE (0x1FF80050UL) ½CRC_BASE (AHBPERIPH_BASE + 0x00003000UL) ¿GPIOA_BASE (IOPPERIPH_BASE + 0x00000000UL) ÀGPIOB_BASE (IOPPERIPH_BASE + 0x00000400UL) ÁGPIOC_BASE (IOPPERIPH_BASE + 0x00000800UL) ÂGPIOD_BASE (IOPPERIPH_BASE + 0x00000C00UL) ÃGPIOE_BASE (IOPPERIPH_BASE + 0x00001000UL) ÄGPIOH_BASE (IOPPERIPH_BASE + 0x00001C00UL) ÎTIM2 ((TIM_TypeDef *) TIM2_BASE) ÏTIM3 ((TIM_TypeDef *) TIM3_BASE) ÐTIM6 ((TIM_TypeDef *) TIM6_BASE) ÑTIM7 ((TIM_TypeDef *) TIM7_BASE) ÒRTC ((RTC_TypeDef *) RTC_BASE) ÓWWDG ((WWDG_TypeDef *) WWDG_BASE) ÔIWDG ((IWDG_TypeDef *) IWDG_BASE) ÕSPI2 ((SPI_TypeDef *) SPI2_BASE) ÖUSART2 ((USART_TypeDef *) USART2_BASE) ×LPUART1 ((USART_TypeDef *) LPUART1_BASE) ØI2C1 ((I2C_TypeDef *) I2C1_BASE) ÙI2C2 ((I2C_TypeDef *) I2C2_BASE) ÚI2C3 ((I2C_TypeDef *) I2C3_BASE) ÛPWR ((PWR_TypeDef *) PWR_BASE) ÜLPTIM1 ((LPTIM_TypeDef *) LPTIM1_BASE) ÝUSART4 ((USART_TypeDef *) USART4_BASE) ÞUSART5 ((USART_TypeDef *) USART5_BASE) àSYSCFG ((SYSCFG_TypeDef *) SYSCFG_BASE) áCOMP1 ((COMP_TypeDef *) COMP1_BASE) âCOMP2 ((COMP_TypeDef *) COMP2_BASE) ãEXTI ((EXTI_TypeDef *) EXTI_BASE) äTIM21 ((TIM_TypeDef *) TIM21_BASE) åTIM22 ((TIM_TypeDef *) TIM22_BASE) æFIREWALL ((FIREWALL_TypeDef *) FIREWALL_BASE) çADC1 ((ADC_TypeDef *) ADC1_BASE) èADC1_COMMON ((ADC_Common_TypeDef *) ADC_BASE) êADC ADC1_COMMON ëSPI1 ((SPI_TypeDef *) SPI1_BASE) ìUSART1 ((USART_TypeDef *) USART1_BASE) íDBGMCU ((DBGMCU_TypeDef *) DBGMCU_BASE) ïDMA1 ((DMA_TypeDef *) DMA1_BASE) ðDMA1_Channel1 ((DMA_Channel_TypeDef *) DMA1_Channel1_BASE) ñDMA1_Channel2 ((DMA_Channel_TypeDef *) DMA1_Channel2_BASE) òDMA1_Channel3 ((DMA_Channel_TypeDef *) DMA1_Channel3_BASE) óDMA1_Channel4 ((DMA_Channel_TypeDef *) DMA1_Channel4_BASE) ôDMA1_Channel5 ((DMA_Channel_TypeDef *) DMA1_Channel5_BASE) õDMA1_Channel6 ((DMA_Channel_TypeDef *) DMA1_Channel6_BASE) öDMA1_Channel7 ((DMA_Channel_TypeDef *) DMA1_Channel7_BASE) ÷DMA1_CSELR ((DMA_Request_TypeDef *) DMA1_CSELR_BASE) úFLASH ((FLASH_TypeDef *) FLASH_R_BASE) ûOB ((OB_TypeDef *) OB_BASE) üRCC ((RCC_TypeDef *) RCC_BASE) ýCRC ((CRC_TypeDef *) CRC_BASE) ÿGPIOA ((GPIO_TypeDef *) GPIOA_BASE) GPIOB ((GPIO_TypeDef *) GPIOB_BASE) GPIOC ((GPIO_TypeDef *) GPIOC_BASE) GPIOD ((GPIO_TypeDef *) GPIOD_BASE) GPIOE ((GPIO_TypeDef *) GPIOE_BASE) GPIOH ((GPIO_TypeDef *) GPIOH_BASE) LSI_STARTUP_TIME 200U ¤ADC_ISR_EOCAL_Pos (11U) ¥ADC_ISR_EOCAL_Msk (0x1UL << ADC_ISR_EOCAL_Pos) ¦ADC_ISR_EOCAL ADC_ISR_EOCAL_Msk §ADC_ISR_AWD_Pos (7U) ¨ADC_ISR_AWD_Msk (0x1UL << ADC_ISR_AWD_Pos) ©ADC_ISR_AWD ADC_ISR_AWD_Msk ªADC_ISR_OVR_Pos (4U) «ADC_ISR_OVR_Msk (0x1UL << ADC_ISR_OVR_Pos) ¬ADC_ISR_OVR ADC_ISR_OVR_Msk ADC_ISR_EOSEQ_Pos (3U) ®ADC_ISR_EOSEQ_Msk (0x1UL << ADC_ISR_EOSEQ_Pos) ¯ADC_ISR_EOSEQ ADC_ISR_EOSEQ_Msk °ADC_ISR_EOC_Pos (2U) ±ADC_ISR_EOC_Msk (0x1UL << ADC_ISR_EOC_Pos) ²ADC_ISR_EOC ADC_ISR_EOC_Msk ³ADC_ISR_EOSMP_Pos (1U) ´ADC_ISR_EOSMP_Msk (0x1UL << ADC_ISR_EOSMP_Pos) µADC_ISR_EOSMP ADC_ISR_EOSMP_Msk ¶ADC_ISR_ADRDY_Pos (0U) ·ADC_ISR_ADRDY_Msk (0x1UL << ADC_ISR_ADRDY_Pos) ¸ADC_ISR_ADRDY ADC_ISR_ADRDY_Msk »ADC_ISR_EOS ADC_ISR_EOSEQ ¾ADC_IER_EOCALIE_Pos (11U) ¿ADC_IER_EOCALIE_Msk (0x1UL << ADC_IER_EOCALIE_Pos) ÀADC_IER_EOCALIE ADC_IER_EOCALIE_Msk ÁADC_IER_AWDIE_Pos (7U) ÂADC_IER_AWDIE_Msk (0x1UL << ADC_IER_AWDIE_Pos) ÃADC_IER_AWDIE ADC_IER_AWDIE_Msk ÄADC_IER_OVRIE_Pos (4U) ÅADC_IER_OVRIE_Msk (0x1UL << ADC_IER_OVRIE_Pos) ÆADC_IER_OVRIE ADC_IER_OVRIE_Msk ÇADC_IER_EOSEQIE_Pos (3U) ÈADC_IER_EOSEQIE_Msk (0x1UL << ADC_IER_EOSEQIE_Pos) ÉADC_IER_EOSEQIE ADC_IER_EOSEQIE_Msk ÊADC_IER_EOCIE_Pos (2U) ËADC_IER_EOCIE_Msk (0x1UL << ADC_IER_EOCIE_Pos) ÌADC_IER_EOCIE ADC_IER_EOCIE_Msk ÍADC_IER_EOSMPIE_Pos (1U) ÎADC_IER_EOSMPIE_Msk (0x1UL << ADC_IER_EOSMPIE_Pos) ÏADC_IER_EOSMPIE ADC_IER_EOSMPIE_Msk ÐADC_IER_ADRDYIE_Pos (0U) ÑADC_IER_ADRDYIE_Msk (0x1UL << ADC_IER_ADRDYIE_Pos) ÒADC_IER_ADRDYIE ADC_IER_ADRDYIE_Msk ÕADC_IER_EOSIE ADC_IER_EOSEQIE ØADC_CR_ADCAL_Pos (31U) ÙADC_CR_ADCAL_Msk (0x1UL << ADC_CR_ADCAL_Pos) ÚADC_CR_ADCAL ADC_CR_ADCAL_Msk ÛADC_CR_ADVREGEN_Pos (28U) ÜADC_CR_ADVREGEN_Msk (0x1UL << ADC_CR_ADVREGEN_Pos) ÝADC_CR_ADVREGEN ADC_CR_ADVREGEN_Msk ÞADC_CR_ADSTP_Pos (4U) ßADC_CR_ADSTP_Msk (0x1UL << ADC_CR_ADSTP_Pos) àADC_CR_ADSTP ADC_CR_ADSTP_Msk áADC_CR_ADSTART_Pos (2U) âADC_CR_ADSTART_Msk (0x1UL << ADC_CR_ADSTART_Pos) ãADC_CR_ADSTART ADC_CR_ADSTART_Msk äADC_CR_ADDIS_Pos (1U) åADC_CR_ADDIS_Msk (0x1UL << ADC_CR_ADDIS_Pos) æADC_CR_ADDIS ADC_CR_ADDIS_Msk çADC_CR_ADEN_Pos (0U) èADC_CR_ADEN_Msk (0x1UL << ADC_CR_ADEN_Pos) éADC_CR_ADEN ADC_CR_ADEN_Msk ìADC_CFGR1_AWDCH_Pos (26U) íADC_CFGR1_AWDCH_Msk (0x1FUL << ADC_CFGR1_AWDCH_Pos) îADC_CFGR1_AWDCH ADC_CFGR1_AWDCH_Msk ïADC_CFGR1_AWDCH_0 (0x01UL << ADC_CFGR1_AWDCH_Pos) ðADC_CFGR1_AWDCH_1 (0x02UL << ADC_CFGR1_AWDCH_Pos) ñADC_CFGR1_AWDCH_2 (0x04UL << ADC_CFGR1_AWDCH_Pos) òADC_CFGR1_AWDCH_3 (0x08UL << ADC_CFGR1_AWDCH_Pos) óADC_CFGR1_AWDCH_4 (0x10UL << ADC_CFGR1_AWDCH_Pos) ôADC_CFGR1_AWDEN_Pos (23U) õADC_CFGR1_AWDEN_Msk (0x1UL << ADC_CFGR1_AWDEN_Pos) öADC_CFGR1_AWDEN ADC_CFGR1_AWDEN_Msk ÷ADC_CFGR1_AWDSGL_Pos (22U) øADC_CFGR1_AWDSGL_Msk (0x1UL << ADC_CFGR1_AWDSGL_Pos) ùADC_CFGR1_AWDSGL ADC_CFGR1_AWDSGL_Msk úADC_CFGR1_DISCEN_Pos (16U) ûADC_CFGR1_DISCEN_Msk (0x1UL << ADC_CFGR1_DISCEN_Pos) üADC_CFGR1_DISCEN ADC_CFGR1_DISCEN_Msk ýADC_CFGR1_AUTOFF_Pos (15U) þADC_CFGR1_AUTOFF_Msk (0x1UL << ADC_CFGR1_AUTOFF_Pos) ÿADC_CFGR1_AUTOFF ADC_CFGR1_AUTOFF_Msk ADC_CFGR1_WAIT_Pos (14U) ADC_CFGR1_WAIT_Msk (0x1UL << ADC_CFGR1_WAIT_Pos) ADC_CFGR1_WAIT ADC_CFGR1_WAIT_Msk ADC_CFGR1_CONT_Pos (13U) ADC_CFGR1_CONT_Msk (0x1UL << ADC_CFGR1_CONT_Pos)
ADC_CFGR1_CONT ADC_CFGR1_CONT_Msk ADC_CFGR1_OVRMOD_Pos (12U) ADC_CFGR1_OVRMOD_Msk (0x1UL << ADC_CFGR1_OVRMOD_Pos) ADC_CFGR1_OVRMOD ADC_CFGR1_OVRMOD_Msk ADC_CFGR1_EXTEN_Pos (10U) ADC_CFGR1_EXTEN_Msk (0x3UL << ADC_CFGR1_EXTEN_Pos) ADC_CFGR1_EXTEN ADC_CFGR1_EXTEN_Msk ADC_CFGR1_EXTEN_0 (0x1UL << ADC_CFGR1_EXTEN_Pos) ADC_CFGR1_EXTEN_1 (0x2UL << ADC_CFGR1_EXTEN_Pos) ADC_CFGR1_EXTSEL_Pos (6U) ADC_CFGR1_EXTSEL_Msk (0x7UL << ADC_CFGR1_EXTSEL_Pos) ADC_CFGR1_EXTSEL ADC_CFGR1_EXTSEL_Msk ADC_CFGR1_EXTSEL_0 (0x1UL << ADC_CFGR1_EXTSEL_Pos) ADC_CFGR1_EXTSEL_1 (0x2UL << ADC_CFGR1_EXTSEL_Pos) ADC_CFGR1_EXTSEL_2 (0x4UL << ADC_CFGR1_EXTSEL_Pos) ADC_CFGR1_ALIGN_Pos (5U) ADC_CFGR1_ALIGN_Msk (0x1UL << ADC_CFGR1_ALIGN_Pos) ADC_CFGR1_ALIGN ADC_CFGR1_ALIGN_Msk ADC_CFGR1_RES_Pos (3U) ADC_CFGR1_RES_Msk (0x3UL << ADC_CFGR1_RES_Pos) ADC_CFGR1_RES ADC_CFGR1_RES_Msk ADC_CFGR1_RES_0 (0x1UL << ADC_CFGR1_RES_Pos) ADC_CFGR1_RES_1 (0x2UL << ADC_CFGR1_RES_Pos) ADC_CFGR1_SCANDIR_Pos (2U) ADC_CFGR1_SCANDIR_Msk (0x1UL << ADC_CFGR1_SCANDIR_Pos) ADC_CFGR1_SCANDIR ADC_CFGR1_SCANDIR_Msk ADC_CFGR1_DMACFG_Pos (1U) ADC_CFGR1_DMACFG_Msk (0x1UL << ADC_CFGR1_DMACFG_Pos) ¡ADC_CFGR1_DMACFG ADC_CFGR1_DMACFG_Msk ¢ADC_CFGR1_DMAEN_Pos (0U) £ADC_CFGR1_DMAEN_Msk (0x1UL << ADC_CFGR1_DMAEN_Pos) ¤ADC_CFGR1_DMAEN ADC_CFGR1_DMAEN_Msk §ADC_CFGR1_AUTDLY ADC_CFGR1_WAIT ªADC_CFGR2_TOVS_Pos (9U) «ADC_CFGR2_TOVS_Msk (0x1UL << ADC_CFGR2_TOVS_Pos) ¬ADC_CFGR2_TOVS ADC_CFGR2_TOVS_Msk ADC_CFGR2_OVSS_Pos (5U) ®ADC_CFGR2_OVSS_Msk (0xFUL << ADC_CFGR2_OVSS_Pos) ¯ADC_CFGR2_OVSS ADC_CFGR2_OVSS_Msk °ADC_CFGR2_OVSS_0 (0x1UL << ADC_CFGR2_OVSS_Pos) ±ADC_CFGR2_OVSS_1 (0x2UL << ADC_CFGR2_OVSS_Pos) ²ADC_CFGR2_OVSS_2 (0x4UL << ADC_CFGR2_OVSS_Pos) ³ADC_CFGR2_OVSS_3 (0x8UL << ADC_CFGR2_OVSS_Pos) ´ADC_CFGR2_OVSR_Pos (2U) µADC_CFGR2_OVSR_Msk (0x7UL << ADC_CFGR2_OVSR_Pos) ¶ADC_CFGR2_OVSR ADC_CFGR2_OVSR_Msk ·ADC_CFGR2_OVSR_0 (0x1UL << ADC_CFGR2_OVSR_Pos) ¸ADC_CFGR2_OVSR_1 (0x2UL << ADC_CFGR2_OVSR_Pos) ¹ADC_CFGR2_OVSR_2 (0x4UL << ADC_CFGR2_OVSR_Pos) ºADC_CFGR2_OVSE_Pos (0U) »ADC_CFGR2_OVSE_Msk (0x1UL << ADC_CFGR2_OVSE_Pos) ¼ADC_CFGR2_OVSE ADC_CFGR2_OVSE_Msk ½ADC_CFGR2_CKMODE_Pos (30U) ¾ADC_CFGR2_CKMODE_Msk (0x3UL << ADC_CFGR2_CKMODE_Pos) ¿ADC_CFGR2_CKMODE ADC_CFGR2_CKMODE_Msk ÀADC_CFGR2_CKMODE_0 (0x1UL << ADC_CFGR2_CKMODE_Pos) ÁADC_CFGR2_CKMODE_1 (0x2UL << ADC_CFGR2_CKMODE_Pos) ÅADC_SMPR_SMP_Pos (0U) ÆADC_SMPR_SMP_Msk (0x7UL << ADC_SMPR_SMP_Pos) ÇADC_SMPR_SMP ADC_SMPR_SMP_Msk ÈADC_SMPR_SMP_0 (0x1UL << ADC_SMPR_SMP_Pos) ÉADC_SMPR_SMP_1 (0x2UL << ADC_SMPR_SMP_Pos) ÊADC_SMPR_SMP_2 (0x4UL << ADC_SMPR_SMP_Pos) ÍADC_SMPR_SMPR ADC_SMPR_SMP ÎADC_SMPR_SMPR_0 ADC_SMPR_SMP_0 ÏADC_SMPR_SMPR_1 ADC_SMPR_SMP_1 ÐADC_SMPR_SMPR_2 ADC_SMPR_SMP_2 ÓADC_TR_HT_Pos (16U) ÔADC_TR_HT_Msk (0xFFFUL << ADC_TR_HT_Pos) ÕADC_TR_HT ADC_TR_HT_Msk ÖADC_TR_LT_Pos (0U) ×ADC_TR_LT_Msk (0xFFFUL << ADC_TR_LT_Pos) ØADC_TR_LT ADC_TR_LT_Msk ÛADC_CHSELR_CHSEL_Pos (0U) ÜADC_CHSELR_CHSEL_Msk (0x7FFFFUL << ADC_CHSELR_CHSEL_Pos) ÝADC_CHSELR_CHSEL ADC_CHSELR_CHSEL_Msk ÞADC_CHSELR_CHSEL18_Pos (18U) ßADC_CHSELR_CHSEL18_Msk (0x1UL << ADC_CHSELR_CHSEL18_Pos) àADC_CHSELR_CHSEL18 ADC_CHSELR_CHSEL18_Msk áADC_CHSELR_CHSEL17_Pos (17U) âADC_CHSELR_CHSEL17_Msk (0x1UL << ADC_CHSELR_CHSEL17_Pos) ãADC_CHSELR_CHSEL17 ADC_CHSELR_CHSEL17_Msk äADC_CHSELR_CHSEL15_Pos (15U) åADC_CHSELR_CHSEL15_Msk (0x1UL << ADC_CHSELR_CHSEL15_Pos) æADC_CHSELR_CHSEL15 ADC_CHSELR_CHSEL15_Msk çADC_CHSELR_CHSEL14_Pos (14U) èADC_CHSELR_CHSEL14_Msk (0x1UL << ADC_CHSELR_CHSEL14_Pos) éADC_CHSELR_CHSEL14 ADC_CHSELR_CHSEL14_Msk êADC_CHSELR_CHSEL13_Pos (13U) ëADC_CHSELR_CHSEL13_Msk (0x1UL << ADC_CHSELR_CHSEL13_Pos) ìADC_CHSELR_CHSEL13 ADC_CHSELR_CHSEL13_Msk íADC_CHSELR_CHSEL12_Pos (12U) îADC_CHSELR_CHSEL12_Msk (0x1UL << ADC_CHSELR_CHSEL12_Pos) ïADC_CHSELR_CHSEL12 ADC_CHSELR_CHSEL12_Msk ðADC_CHSELR_CHSEL11_Pos (11U) ñADC_CHSELR_CHSEL11_Msk (0x1UL << ADC_CHSELR_CHSEL11_Pos) òADC_CHSELR_CHSEL11 ADC_CHSELR_CHSEL11_Msk óADC_CHSELR_CHSEL10_Pos (10U) ôADC_CHSELR_CHSEL10_Msk (0x1UL << ADC_CHSELR_CHSEL10_Pos) õADC_CHSELR_CHSEL10 ADC_CHSELR_CHSEL10_Msk öADC_CHSELR_CHSEL9_Pos (9U) ÷ADC_CHSELR_CHSEL9_Msk (0x1UL << ADC_CHSELR_CHSEL9_Pos) øADC_CHSELR_CHSEL9 ADC_CHSELR_CHSEL9_Msk ùADC_CHSELR_CHSEL8_Pos (8U) úADC_CHSELR_CHSEL8_Msk (0x1UL << ADC_CHSELR_CHSEL8_Pos) ûADC_CHSELR_CHSEL8 ADC_CHSELR_CHSEL8_Msk üADC_CHSELR_CHSEL7_Pos (7U) ýADC_CHSELR_CHSEL7_Msk (0x1UL << ADC_CHSELR_CHSEL7_Pos) þADC_CHSELR_CHSEL7 ADC_CHSELR_CHSEL7_Msk ÿADC_CHSELR_CHSEL6_Pos (6U) ADC_CHSELR_CHSEL6_Msk (0x1UL << ADC_CHSELR_CHSEL6_Pos) ADC_CHSELR_CHSEL6 ADC_CHSELR_CHSEL6_Msk ADC_CHSELR_CHSEL5_Pos (5U) ADC_CHSELR_CHSEL5_Msk (0x1UL << ADC_CHSELR_CHSEL5_Pos) ADC_CHSELR_CHSEL5 ADC_CHSELR_CHSEL5_Msk
ADC_CHSELR_CHSEL4_Pos (4U) ADC_CHSELR_CHSEL4_Msk (0x1UL << ADC_CHSELR_CHSEL4_Pos) ADC_CHSELR_CHSEL4 ADC_CHSELR_CHSEL4_Msk ADC_CHSELR_CHSEL3_Pos (3U) ADC_CHSELR_CHSEL3_Msk (0x1UL << ADC_CHSELR_CHSEL3_Pos) ADC_CHSELR_CHSEL3 ADC_CHSELR_CHSEL3_Msk ADC_CHSELR_CHSEL2_Pos (2U) ADC_CHSELR_CHSEL2_Msk (0x1UL << ADC_CHSELR_CHSEL2_Pos) ADC_CHSELR_CHSEL2 ADC_CHSELR_CHSEL2_Msk ADC_CHSELR_CHSEL1_Pos (1U) ADC_CHSELR_CHSEL1_Msk (0x1UL << ADC_CHSELR_CHSEL1_Pos) ADC_CHSELR_CHSEL1 ADC_CHSELR_CHSEL1_Msk ADC_CHSELR_CHSEL0_Pos (0U) ADC_CHSELR_CHSEL0_Msk (0x1UL << ADC_CHSELR_CHSEL0_Pos) ADC_CHSELR_CHSEL0 ADC_CHSELR_CHSEL0_Msk ADC_DR_DATA_Pos (0U) ADC_DR_DATA_Msk (0xFFFFUL << ADC_DR_DATA_Pos) ADC_DR_DATA ADC_DR_DATA_Msk ADC_CALFACT_CALFACT_Pos (0U) ADC_CALFACT_CALFACT_Msk (0x7FUL << ADC_CALFACT_CALFACT_Pos) ADC_CALFACT_CALFACT ADC_CALFACT_CALFACT_Msk ADC_CCR_LFMEN_Pos (25U) ¡ADC_CCR_LFMEN_Msk (0x1UL << ADC_CCR_LFMEN_Pos) ¢ADC_CCR_LFMEN ADC_CCR_LFMEN_Msk £ADC_CCR_TSEN_Pos (23U) ¤ADC_CCR_TSEN_Msk (0x1UL << ADC_CCR_TSEN_Pos) ¥ADC_CCR_TSEN ADC_CCR_TSEN_Msk ¦ADC_CCR_VREFEN_Pos (22U) §ADC_CCR_VREFEN_Msk (0x1UL << ADC_CCR_VREFEN_Pos) ¨ADC_CCR_VREFEN ADC_CCR_VREFEN_Msk ©ADC_CCR_PRESC_Pos (18U) ªADC_CCR_PRESC_Msk (0xFUL << ADC_CCR_PRESC_Pos) «ADC_CCR_PRESC ADC_CCR_PRESC_Msk ¬ADC_CCR_PRESC_0 (0x1UL << ADC_CCR_PRESC_Pos) ADC_CCR_PRESC_1 (0x2UL << ADC_CCR_PRESC_Pos) ®ADC_CCR_PRESC_2 (0x4UL << ADC_CCR_PRESC_Pos) ¯ADC_CCR_PRESC_3 (0x8UL << ADC_CCR_PRESC_Pos) ¸COMP_CSR_COMP1EN_Pos (0U) ¹COMP_CSR_COMP1EN_Msk (0x1UL << COMP_CSR_COMP1EN_Pos) ºCOMP_CSR_COMP1EN COMP_CSR_COMP1EN_Msk »COMP_CSR_COMP1INNSEL_Pos (4U) ¼COMP_CSR_COMP1INNSEL_Msk (0x3UL << COMP_CSR_COMP1INNSEL_Pos) ½COMP_CSR_COMP1INNSEL COMP_CSR_COMP1INNSEL_Msk ¾COMP_CSR_COMP1INNSEL_0 (0x1UL << COMP_CSR_COMP1INNSEL_Pos) ¿COMP_CSR_COMP1INNSEL_1 (0x2UL << COMP_CSR_COMP1INNSEL_Pos) ÀCOMP_CSR_COMP1WM_Pos (8U) ÁCOMP_CSR_COMP1WM_Msk (0x1UL << COMP_CSR_COMP1WM_Pos) ÂCOMP_CSR_COMP1WM COMP_CSR_COMP1WM_Msk ÃCOMP_CSR_COMP1LPTIM1IN1_Pos (12U) ÄCOMP_CSR_COMP1LPTIM1IN1_Msk (0x1UL << COMP_CSR_COMP1LPTIM1IN1_Pos) ÅCOMP_CSR_COMP1LPTIM1IN1 COMP_CSR_COMP1LPTIM1IN1_Msk ÆCOMP_CSR_COMP1POLARITY_Pos (15U) ÇCOMP_CSR_COMP1POLARITY_Msk (0x1UL << COMP_CSR_COMP1POLARITY_Pos) ÈCOMP_CSR_COMP1POLARITY COMP_CSR_COMP1POLARITY_Msk ÉCOMP_CSR_COMP1VALUE_Pos (30U) ÊCOMP_CSR_COMP1VALUE_Msk (0x1UL << COMP_CSR_COMP1VALUE_Pos) ËCOMP_CSR_COMP1VALUE COMP_CSR_COMP1VALUE_Msk ÌCOMP_CSR_COMP1LOCK_Pos (31U) ÍCOMP_CSR_COMP1LOCK_Msk (0x1UL << COMP_CSR_COMP1LOCK_Pos) ÎCOMP_CSR_COMP1LOCK COMP_CSR_COMP1LOCK_Msk ÐCOMP_CSR_COMP2EN_Pos (0U) ÑCOMP_CSR_COMP2EN_Msk (0x1UL << COMP_CSR_COMP2EN_Pos) ÒCOMP_CSR_COMP2EN COMP_CSR_COMP2EN_Msk ÓCOMP_CSR_COMP2SPEED_Pos (3U) ÔCOMP_CSR_COMP2SPEED_Msk (0x1UL << COMP_CSR_COMP2SPEED_Pos) ÕCOMP_CSR_COMP2SPEED COMP_CSR_COMP2SPEED_Msk ÖCOMP_CSR_COMP2INNSEL_Pos (4U) ×COMP_CSR_COMP2INNSEL_Msk (0x7UL << COMP_CSR_COMP2INNSEL_Pos) ØCOMP_CSR_COMP2INNSEL COMP_CSR_COMP2INNSEL_Msk ÙCOMP_CSR_COMP2INNSEL_0 (0x1UL << COMP_CSR_COMP2INNSEL_Pos) ÚCOMP_CSR_COMP2INNSEL_1 (0x2UL << COMP_CSR_COMP2INNSEL_Pos) ÛCOMP_CSR_COMP2INNSEL_2 (0x4UL << COMP_CSR_COMP2INNSEL_Pos) ÜCOMP_CSR_COMP2INPSEL_Pos (8U) ÝCOMP_CSR_COMP2INPSEL_Msk (0x7UL << COMP_CSR_COMP2INPSEL_Pos) ÞCOMP_CSR_COMP2INPSEL COMP_CSR_COMP2INPSEL_Msk ßCOMP_CSR_COMP2INPSEL_0 (0x1UL << COMP_CSR_COMP2INPSEL_Pos) àCOMP_CSR_COMP2INPSEL_1 (0x2UL << COMP_CSR_COMP2INPSEL_Pos) áCOMP_CSR_COMP2INPSEL_2 (0x4UL << COMP_CSR_COMP2INPSEL_Pos) âCOMP_CSR_COMP2LPTIM1IN2_Pos (12U) ãCOMP_CSR_COMP2LPTIM1IN2_Msk (0x1UL << COMP_CSR_COMP2LPTIM1IN2_Pos) äCOMP_CSR_COMP2LPTIM1IN2 COMP_CSR_COMP2LPTIM1IN2_Msk åCOMP_CSR_COMP2LPTIM1IN1_Pos (13U) æCOMP_CSR_COMP2LPTIM1IN1_Msk (0x1UL << COMP_CSR_COMP2LPTIM1IN1_Pos) çCOMP_CSR_COMP2LPTIM1IN1 COMP_CSR_COMP2LPTIM1IN1_Msk èCOMP_CSR_COMP2POLARITY_Pos (15U) éCOMP_CSR_COMP2POLARITY_Msk (0x1UL << COMP_CSR_COMP2POLARITY_Pos) êCOMP_CSR_COMP2POLARITY COMP_CSR_COMP2POLARITY_Msk ëCOMP_CSR_COMP2VALUE_Pos (30U) ìCOMP_CSR_COMP2VALUE_Msk (0x1UL << COMP_CSR_COMP2VALUE_Pos) íCOMP_CSR_COMP2VALUE COMP_CSR_COMP2VALUE_Msk îCOMP_CSR_COMP2LOCK_Pos (31U) ïCOMP_CSR_COMP2LOCK_Msk (0x1UL << COMP_CSR_COMP2LOCK_Pos) ðCOMP_CSR_COMP2LOCK COMP_CSR_COMP2LOCK_Msk óCOMP_CSR_COMPxEN_Pos (0U) ôCOMP_CSR_COMPxEN_Msk (0x1UL << COMP_CSR_COMPxEN_Pos) õCOMP_CSR_COMPxEN COMP_CSR_COMPxEN_Msk öCOMP_CSR_COMPxPOLARITY_Pos (15U) ÷COMP_CSR_COMPxPOLARITY_Msk (0x1UL << COMP_CSR_COMPxPOLARITY_Pos) øCOMP_CSR_COMPxPOLARITY COMP_CSR_COMPxPOLARITY_Msk ùCOMP_CSR_COMPxOUTVALUE_Pos (30U) úCOMP_CSR_COMPxOUTVALUE_Msk (0x1UL << COMP_CSR_COMPxOUTVALUE_Pos) ûCOMP_CSR_COMPxOUTVALUE COMP_CSR_COMPxOUTVALUE_Msk üCOMP_CSR_COMPxLOCK_Pos (31U) ýCOMP_CSR_COMPxLOCK_Msk (0x1UL << COMP_CSR_COMPxLOCK_Pos) þCOMP_CSR_COMPxLOCK COMP_CSR_COMPxLOCK_Msk COMP_CSR_WINMODE COMP_CSR_COMP1WM CRC_DR_DR_Pos (0U) CRC_DR_DR_Msk (0xFFFFFFFFUL << CRC_DR_DR_Pos) CRC_DR_DR CRC_DR_DR_Msk CRC_IDR_IDR (0xFFU) CRC_CR_RESET_Pos (0U) CRC_CR_RESET_Msk (0x1UL << CRC_CR_RESET_Pos) CRC_CR_RESET CRC_CR_RESET_Msk CRC_CR_POLYSIZE_Pos (3U) CRC_CR_POLYSIZE_Msk (0x3UL << CRC_CR_POLYSIZE_Pos) CRC_CR_POLYSIZE CRC_CR_POLYSIZE_Msk CRC_CR_POLYSIZE_0 (0x1UL << CRC_CR_POLYSIZE_Pos) CRC_CR_POLYSIZE_1 (0x2UL << CRC_CR_POLYSIZE_Pos) CRC_CR_REV_IN_Pos (5U) CRC_CR_REV_IN_Msk (0x3UL << CRC_CR_REV_IN_Pos) CRC_CR_REV_IN CRC_CR_REV_IN_Msk CRC_CR_REV_IN_0 (0x1UL << CRC_CR_REV_IN_Pos) CRC_CR_REV_IN_1 (0x2UL << CRC_CR_REV_IN_Pos) CRC_CR_REV_OUT_Pos (7U) CRC_CR_REV_OUT_Msk (0x1UL << CRC_CR_REV_OUT_Pos) CRC_CR_REV_OUT CRC_CR_REV_OUT_Msk £CRC_INIT_INIT_Pos (0U) ¤CRC_INIT_INIT_Msk (0xFFFFFFFFUL << CRC_INIT_INIT_Pos) ¥CRC_INIT_INIT CRC_INIT_INIT_Msk ¨CRC_POL_POL_Pos (0U) ©CRC_POL_POL_Msk (0xFFFFFFFFUL << CRC_POL_POL_Pos) ªCRC_POL_POL CRC_POL_POL_Msk ³DBGMCU_IDCODE_DEV_ID_Pos (0U) ´DBGMCU_IDCODE_DEV_ID_Msk (0xFFFUL << DBGMCU_IDCODE_DEV_ID_Pos) µDBGMCU_IDCODE_DEV_ID DBGMCU_IDCODE_DEV_ID_Msk ·DBGMCU_IDCODE_REV_ID_Pos (16U) ¸DBGMCU_IDCODE_REV_ID_Msk (0xFFFFUL << DBGMCU_IDCODE_REV_ID_Pos) ¹DBGMCU_IDCODE_REV_ID DBGMCU_IDCODE_REV_ID_Msk ºDBGMCU_IDCODE_REV_ID_0 (0x0001UL << DBGMCU_IDCODE_REV_ID_Pos) »DBGMCU_IDCODE_REV_ID_1 (0x0002UL << DBGMCU_IDCODE_REV_ID_Pos) ¼DBGMCU_IDCODE_REV_ID_2 (0x0004UL << DBGMCU_IDCODE_REV_ID_Pos) ½DBGMCU_IDCODE_REV_ID_3 (0x0008UL << DBGMCU_IDCODE_REV_ID_Pos) ¾DBGMCU_IDCODE_REV_ID_4 (0x0010UL << DBGMCU_IDCODE_REV_ID_Pos) ¿DBGMCU_IDCODE_REV_ID_5 (0x0020UL << DBGMCU_IDCODE_REV_ID_Pos) ÀDBGMCU_IDCODE_REV_ID_6 (0x0040UL << DBGMCU_IDCODE_REV_ID_Pos) ÁDBGMCU_IDCODE_REV_ID_7 (0x0080UL << DBGMCU_IDCODE_REV_ID_Pos) ÂDBGMCU_IDCODE_REV_ID_8 (0x0100UL << DBGMCU_IDCODE_REV_ID_Pos) ÃDBGMCU_IDCODE_REV_ID_9 (0x0200UL << DBGMCU_IDCODE_REV_ID_Pos) ÄDBGMCU_IDCODE_REV_ID_10 (0x0400UL << DBGMCU_IDCODE_REV_ID_Pos) ÅDBGMCU_IDCODE_REV_ID_11 (0x0800UL << DBGMCU_IDCODE_REV_ID_Pos) ÆDBGMCU_IDCODE_REV_ID_12 (0x1000UL << DBGMCU_IDCODE_REV_ID_Pos) ÇDBGMCU_IDCODE_REV_ID_13 (0x2000UL << DBGMCU_IDCODE_REV_ID_Pos) ÈDBGMCU_IDCODE_REV_ID_14 (0x4000UL << DBGMCU_IDCODE_REV_ID_Pos) ÉDBGMCU_IDCODE_REV_ID_15 (0x8000UL << DBGMCU_IDCODE_REV_ID_Pos) ÌDBGMCU_CR_DBG_Pos (0U) ÍDBGMCU_CR_DBG_Msk (0x7UL << DBGMCU_CR_DBG_Pos) ÎDBGMCU_CR_DBG DBGMCU_CR_DBG_Msk ÏDBGMCU_CR_DBG_SLEEP_Pos (0U) ÐDBGMCU_CR_DBG_SLEEP_Msk (0x1UL << DBGMCU_CR_DBG_SLEEP_Pos) ÑDBGMCU_CR_DBG_SLEEP DBGMCU_CR_DBG_SLEEP_Msk ÒDBGMCU_CR_DBG_STOP_Pos (1U) ÓDBGMCU_CR_DBG_STOP_Msk (0x1UL << DBGMCU_CR_DBG_STOP_Pos) ÔDBGMCU_CR_DBG_STOP DBGMCU_CR_DBG_STOP_Msk ÕDBGMCU_CR_DBG_STANDBY_Pos (2U) ÖDBGMCU_CR_DBG_STANDBY_Msk (0x1UL << DBGMCU_CR_DBG_STANDBY_Pos) ×DBGMCU_CR_DBG_STANDBY DBGMCU_CR_DBG_STANDBY_Msk ÚDBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos (0U) ÛDBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos) ÜDBGMCU_APB1_FZ_DBG_TIM2_STOP DBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk ÝDBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos (1U) ÞDBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos) ßDBGMCU_APB1_FZ_DBG_TIM3_STOP DBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk àDBGMCU_APB1_FZ_DBG_TIM6_STOP_Pos (4U) áDBGMCU_APB1_FZ_DBG_TIM6_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM6_STOP_Pos) âDBGMCU_APB1_FZ_DBG_TIM6_STOP DBGMCU_APB1_FZ_DBG_TIM6_STOP_Msk ãDBGMCU_APB1_FZ_DBG_TIM7_STOP_Pos (5U) äDBGMCU_APB1_FZ_DBG_TIM7_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM7_STOP_Pos) åDBGMCU_APB1_FZ_DBG_TIM7_STOP DBGMCU_APB1_FZ_DBG_TIM7_STOP_Msk æDBGMCU_APB1_FZ_DBG_RTC_STOP_Pos (10U) çDBGMCU_APB1_FZ_DBG_RTC_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos) èDBGMCU_APB1_FZ_DBG_RTC_STOP DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk éDBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos (11U) êDBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos) ëDBGMCU_APB1_FZ_DBG_WWDG_STOP DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk ìDBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos (12U) íDBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos) îDBGMCU_APB1_FZ_DBG_IWDG_STOP DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk ïDBGMCU_APB1_FZ_DBG_I2C1_STOP_Pos (21U) ðDBGMCU_APB1_FZ_DBG_I2C1_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_I2C1_STOP_Pos) ñDBGMCU_APB1_FZ_DBG_I2C1_STOP DBGMCU_APB1_FZ_DBG_I2C1_STOP_Msk òDBGMCU_APB1_FZ_DBG_I2C2_STOP_Pos (22U) óDBGMCU_APB1_FZ_DBG_I2C2_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_I2C2_STOP_Pos) ôDBGMCU_APB1_FZ_DBG_I2C2_STOP DBGMCU_APB1_FZ_DBG_I2C2_STOP_Msk õDBGMCU_APB1_FZ_DBG_I2C3_STOP_Pos (23U) öDBGMCU_APB1_FZ_DBG_I2C3_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_I2C3_STOP_Pos) ÷DBGMCU_APB1_FZ_DBG_I2C3_STOP DBGMCU_APB1_FZ_DBG_I2C3_STOP_Msk øDBGMCU_APB1_FZ_DBG_LPTIMER_STOP_Pos (31U) ùDBGMCU_APB1_FZ_DBG_LPTIMER_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_LPTIMER_STOP_Pos) úDBGMCU_APB1_FZ_DBG_LPTIMER_STOP DBGMCU_APB1_FZ_DBG_LPTIMER_STOP_Msk üDBGMCU_APB2_FZ_DBG_TIM22_STOP_Pos (5U) ýDBGMCU_APB2_FZ_DBG_TIM22_STOP_Msk (0x1UL << DBGMCU_APB2_FZ_DBG_TIM22_STOP_Pos) þDBGMCU_APB2_FZ_DBG_TIM22_STOP DBGMCU_APB2_FZ_DBG_TIM22_STOP_Msk ÿDBGMCU_APB2_FZ_DBG_TIM21_STOP_Pos (2U) DBGMCU_APB2_FZ_DBG_TIM21_STOP_Msk (0x1UL << DBGMCU_APB2_FZ_DBG_TIM21_STOP_Pos) DBGMCU_APB2_FZ_DBG_TIM21_STOP DBGMCU_APB2_FZ_DBG_TIM21_STOP_Msk DMA_ISR_GIF1_Pos (0U) DMA_ISR_GIF1_Msk (0x1UL << DMA_ISR_GIF1_Pos) DMA_ISR_GIF1 DMA_ISR_GIF1_Msk DMA_ISR_TCIF1_Pos (1U) DMA_ISR_TCIF1_Msk (0x1UL << DMA_ISR_TCIF1_Pos) DMA_ISR_TCIF1 DMA_ISR_TCIF1_Msk DMA_ISR_HTIF1_Pos (2U) DMA_ISR_HTIF1_Msk (0x1UL << DMA_ISR_HTIF1_Pos) DMA_ISR_HTIF1 DMA_ISR_HTIF1_Msk DMA_ISR_TEIF1_Pos (3U) DMA_ISR_TEIF1_Msk (0x1UL << DMA_ISR_TEIF1_Pos) DMA_ISR_TEIF1 DMA_ISR_TEIF1_Msk DMA_ISR_GIF2_Pos (4U) DMA_ISR_GIF2_Msk (0x1UL << DMA_ISR_GIF2_Pos) DMA_ISR_GIF2 DMA_ISR_GIF2_Msk DMA_ISR_TCIF2_Pos (5U) DMA_ISR_TCIF2_Msk (0x1UL << DMA_ISR_TCIF2_Pos) DMA_ISR_TCIF2 DMA_ISR_TCIF2_Msk DMA_ISR_HTIF2_Pos (6U) DMA_ISR_HTIF2_Msk (0x1UL << DMA_ISR_HTIF2_Pos) DMA_ISR_HTIF2 DMA_ISR_HTIF2_Msk DMA_ISR_TEIF2_Pos (7U) DMA_ISR_TEIF2_Msk (0x1UL << DMA_ISR_TEIF2_Pos) ¡ DMA_ISR_TEIF2 DMA_ISR_TEIF2_Msk ¢ DMA_ISR_GIF3_Pos (8U) £ DMA_ISR_GIF3_Msk (0x1UL << DMA_ISR_GIF3_Pos) ¤ DMA_ISR_GIF3 DMA_ISR_GIF3_Msk ¥ DMA_ISR_TCIF3_Pos (9U) ¦ DMA_ISR_TCIF3_Msk (0x1UL << DMA_ISR_TCIF3_Pos) § DMA_ISR_TCIF3 DMA_ISR_TCIF3_Msk ¨ DMA_ISR_HTIF3_Pos (10U) © DMA_ISR_HTIF3_Msk (0x1UL << DMA_ISR_HTIF3_Pos) ª DMA_ISR_HTIF3 DMA_ISR_HTIF3_Msk « DMA_ISR_TEIF3_Pos (11U) ¬ DMA_ISR_TEIF3_Msk (0x1UL << DMA_ISR_TEIF3_Pos) DMA_ISR_TEIF3 DMA_ISR_TEIF3_Msk ® DMA_ISR_GIF4_Pos (12U) ¯ DMA_ISR_GIF4_Msk (0x1UL << DMA_ISR_GIF4_Pos) ° DMA_ISR_GIF4 DMA_ISR_GIF4_Msk ± DMA_ISR_TCIF4_Pos (13U) ² DMA_ISR_TCIF4_Msk (0x1UL << DMA_ISR_TCIF4_Pos) ³ DMA_ISR_TCIF4 DMA_ISR_TCIF4_Msk ´ DMA_ISR_HTIF4_Pos (14U) µ DMA_ISR_HTIF4_Msk (0x1UL << DMA_ISR_HTIF4_Pos) ¶ DMA_ISR_HTIF4 DMA_ISR_HTIF4_Msk · DMA_ISR_TEIF4_Pos (15U) ¸ DMA_ISR_TEIF4_Msk (0x1UL << DMA_ISR_TEIF4_Pos) ¹ DMA_ISR_TEIF4 DMA_ISR_TEIF4_Msk º DMA_ISR_GIF5_Pos (16U) » DMA_ISR_GIF5_Msk (0x1UL << DMA_ISR_GIF5_Pos) ¼ DMA_ISR_GIF5 DMA_ISR_GIF5_Msk ½ DMA_ISR_TCIF5_Pos (17U) ¾ DMA_ISR_TCIF5_Msk (0x1UL << DMA_ISR_TCIF5_Pos) ¿ DMA_ISR_TCIF5 DMA_ISR_TCIF5_Msk À DMA_ISR_HTIF5_Pos (18U) Á DMA_ISR_HTIF5_Msk (0x1UL << DMA_ISR_HTIF5_Pos)  DMA_ISR_HTIF5 DMA_ISR_HTIF5_Msk à DMA_ISR_TEIF5_Pos (19U) Ä DMA_ISR_TEIF5_Msk (0x1UL << DMA_ISR_TEIF5_Pos) Å DMA_ISR_TEIF5 DMA_ISR_TEIF5_Msk Æ DMA_ISR_GIF6_Pos (20U) Ç DMA_ISR_GIF6_Msk (0x1UL << DMA_ISR_GIF6_Pos) È DMA_ISR_GIF6 DMA_ISR_GIF6_Msk É DMA_ISR_TCIF6_Pos (21U) Ê DMA_ISR_TCIF6_Msk (0x1UL << DMA_ISR_TCIF6_Pos) Ë DMA_ISR_TCIF6 DMA_ISR_TCIF6_Msk Ì DMA_ISR_HTIF6_Pos (22U) Í DMA_ISR_HTIF6_Msk (0x1UL << DMA_ISR_HTIF6_Pos) Î DMA_ISR_HTIF6 DMA_ISR_HTIF6_Msk Ï DMA_ISR_TEIF6_Pos (23U) Ð DMA_ISR_TEIF6_Msk (0x1UL << DMA_ISR_TEIF6_Pos) Ñ DMA_ISR_TEIF6 DMA_ISR_TEIF6_Msk Ò DMA_ISR_GIF7_Pos (24U) Ó DMA_ISR_GIF7_Msk (0x1UL << DMA_ISR_GIF7_Pos) Ô DMA_ISR_GIF7 DMA_ISR_GIF7_Msk Õ DMA_ISR_TCIF7_Pos (25U) Ö DMA_ISR_TCIF7_Msk (0x1UL << DMA_ISR_TCIF7_Pos) × DMA_ISR_TCIF7 DMA_ISR_TCIF7_Msk Ø DMA_ISR_HTIF7_Pos (26U) Ù DMA_ISR_HTIF7_Msk (0x1UL << DMA_ISR_HTIF7_Pos) Ú DMA_ISR_HTIF7 DMA_ISR_HTIF7_Msk Û DMA_ISR_TEIF7_Pos (27U) Ü DMA_ISR_TEIF7_Msk (0x1UL << DMA_ISR_TEIF7_Pos) Ý DMA_ISR_TEIF7 DMA_ISR_TEIF7_Msk à DMA_IFCR_CGIF1_Pos (0U) á DMA_IFCR_CGIF1_Msk (0x1UL << DMA_IFCR_CGIF1_Pos) â DMA_IFCR_CGIF1 DMA_IFCR_CGIF1_Msk ã DMA_IFCR_CTCIF1_Pos (1U) ä DMA_IFCR_CTCIF1_Msk (0x1UL << DMA_IFCR_CTCIF1_Pos) å DMA_IFCR_CTCIF1 DMA_IFCR_CTCIF1_Msk æ DMA_IFCR_CHTIF1_Pos (2U) ç DMA_IFCR_CHTIF1_Msk (0x1UL << DMA_IFCR_CHTIF1_Pos) è DMA_IFCR_CHTIF1 DMA_IFCR_CHTIF1_Msk é DMA_IFCR_CTEIF1_Pos (3U) ê DMA_IFCR_CTEIF1_Msk (0x1UL << DMA_IFCR_CTEIF1_Pos) ë DMA_IFCR_CTEIF1 DMA_IFCR_CTEIF1_Msk ì DMA_IFCR_CGIF2_Pos (4U) í DMA_IFCR_CGIF2_Msk (0x1UL << DMA_IFCR_CGIF2_Pos) î DMA_IFCR_CGIF2 DMA_IFCR_CGIF2_Msk ï DMA_IFCR_CTCIF2_Pos (5U) ð DMA_IFCR_CTCIF2_Msk (0x1UL << DMA_IFCR_CTCIF2_Pos) ñ DMA_IFCR_CTCIF2 DMA_IFCR_CTCIF2_Msk ò DMA_IFCR_CHTIF2_Pos (6U) ó DMA_IFCR_CHTIF2_Msk (0x1UL << DMA_IFCR_CHTIF2_Pos) ô DMA_IFCR_CHTIF2 DMA_IFCR_CHTIF2_Msk õ DMA_IFCR_CTEIF2_Pos (7U) ö DMA_IFCR_CTEIF2_Msk (0x1UL << DMA_IFCR_CTEIF2_Pos) ÷ DMA_IFCR_CTEIF2 DMA_IFCR_CTEIF2_Msk ø DMA_IFCR_CGIF3_Pos (8U) ù DMA_IFCR_CGIF3_Msk (0x1UL << DMA_IFCR_CGIF3_Pos) ú DMA_IFCR_CGIF3 DMA_IFCR_CGIF3_Msk û DMA_IFCR_CTCIF3_Pos (9U) ü DMA_IFCR_CTCIF3_Msk (0x1UL << DMA_IFCR_CTCIF3_Pos) ý DMA_IFCR_CTCIF3 DMA_IFCR_CTCIF3_Msk þ DMA_IFCR_CHTIF3_Pos (10U) ÿ DMA_IFCR_CHTIF3_Msk (0x1UL << DMA_IFCR_CHTIF3_Pos)
|
DMA_IFCR_CHTIF3 DMA_IFCR_CHTIF3_Msk
|
DMA_IFCR_CTEIF3_Pos (11U)
|
DMA_IFCR_CTEIF3_Msk (0x1UL << DMA_IFCR_CTEIF3_Pos)
|
DMA_IFCR_CTEIF3 DMA_IFCR_CTEIF3_Msk
|
DMA_IFCR_CGIF4_Pos (12U)
|
DMA_IFCR_CGIF4_Msk (0x1UL << DMA_IFCR_CGIF4_Pos)
|
DMA_IFCR_CGIF4 DMA_IFCR_CGIF4_Msk
|
DMA_IFCR_CTCIF4_Pos (13U)
|
DMA_IFCR_CTCIF4_Msk (0x1UL << DMA_IFCR_CTCIF4_Pos)
|
DMA_IFCR_CTCIF4 DMA_IFCR_CTCIF4_Msk
|
DMA_IFCR_CHTIF4_Pos (14U)
|
DMA_IFCR_CHTIF4_Msk (0x1UL << DMA_IFCR_CHTIF4_Pos)
|
DMA_IFCR_CHTIF4 DMA_IFCR_CHTIF4_Msk
|
DMA_IFCR_CTEIF4_Pos (15U)
|
DMA_IFCR_CTEIF4_Msk (0x1UL << DMA_IFCR_CTEIF4_Pos)
|
DMA_IFCR_CTEIF4 DMA_IFCR_CTEIF4_Msk
|
DMA_IFCR_CGIF5_Pos (16U)
|
DMA_IFCR_CGIF5_Msk (0x1UL << DMA_IFCR_CGIF5_Pos)
|
DMA_IFCR_CGIF5 DMA_IFCR_CGIF5_Msk
|
DMA_IFCR_CTCIF5_Pos (17U)
|
DMA_IFCR_CTCIF5_Msk (0x1UL << DMA_IFCR_CTCIF5_Pos)
|
DMA_IFCR_CTCIF5 DMA_IFCR_CTCIF5_Msk
|
DMA_IFCR_CHTIF5_Pos (18U)
|
DMA_IFCR_CHTIF5_Msk (0x1UL << DMA_IFCR_CHTIF5_Pos)
|
DMA_IFCR_CHTIF5 DMA_IFCR_CHTIF5_Msk
|
DMA_IFCR_CTEIF5_Pos (19U)
|
DMA_IFCR_CTEIF5_Msk (0x1UL << DMA_IFCR_CTEIF5_Pos)
|
DMA_IFCR_CTEIF5 DMA_IFCR_CTEIF5_Msk
|
DMA_IFCR_CGIF6_Pos (20U)
|
DMA_IFCR_CGIF6_Msk (0x1UL << DMA_IFCR_CGIF6_Pos)
|
DMA_IFCR_CGIF6 DMA_IFCR_CGIF6_Msk
|
DMA_IFCR_CTCIF6_Pos (21U)
|
DMA_IFCR_CTCIF6_Msk (0x1UL << DMA_IFCR_CTCIF6_Pos) ¡
|
DMA_IFCR_CTCIF6 DMA_IFCR_CTCIF6_Msk ¢
|
DMA_IFCR_CHTIF6_Pos (22U) £
|
DMA_IFCR_CHTIF6_Msk (0x1UL << DMA_IFCR_CHTIF6_Pos) ¤
|
DMA_IFCR_CHTIF6 DMA_IFCR_CHTIF6_Msk ¥
|
DMA_IFCR_CTEIF6_Pos (23U) ¦
|
DMA_IFCR_CTEIF6_Msk (0x1UL << DMA_IFCR_CTEIF6_Pos) §
|
DMA_IFCR_CTEIF6 DMA_IFCR_CTEIF6_Msk ¨
|
DMA_IFCR_CGIF7_Pos (24U) ©
|
DMA_IFCR_CGIF7_Msk (0x1UL << DMA_IFCR_CGIF7_Pos) ª
|
DMA_IFCR_CGIF7 DMA_IFCR_CGIF7_Msk «
|
DMA_IFCR_CTCIF7_Pos (25U) ¬
|
DMA_IFCR_CTCIF7_Msk (0x1UL << DMA_IFCR_CTCIF7_Pos)
|
DMA_IFCR_CTCIF7 DMA_IFCR_CTCIF7_Msk ®
|
DMA_IFCR_CHTIF7_Pos (26U) ¯
|
DMA_IFCR_CHTIF7_Msk (0x1UL << DMA_IFCR_CHTIF7_Pos) °
|
DMA_IFCR_CHTIF7 DMA_IFCR_CHTIF7_Msk ±
|
DMA_IFCR_CTEIF7_Pos (27U) ²
|
DMA_IFCR_CTEIF7_Msk (0x1UL << DMA_IFCR_CTEIF7_Pos) ³
|
DMA_IFCR_CTEIF7 DMA_IFCR_CTEIF7_Msk ¶
|
DMA_CCR_EN_Pos (0U) ·
|
DMA_CCR_EN_Msk (0x1UL << DMA_CCR_EN_Pos) ¸
|
DMA_CCR_EN DMA_CCR_EN_Msk ¹
|
DMA_CCR_TCIE_Pos (1U) º
|
DMA_CCR_TCIE_Msk (0x1UL << DMA_CCR_TCIE_Pos) »
|
DMA_CCR_TCIE DMA_CCR_TCIE_Msk ¼
|
DMA_CCR_HTIE_Pos (2U) ½
|
DMA_CCR_HTIE_Msk (0x1UL << DMA_CCR_HTIE_Pos) ¾
|
DMA_CCR_HTIE DMA_CCR_HTIE_Msk ¿
|
DMA_CCR_TEIE_Pos (3U) À
|
DMA_CCR_TEIE_Msk (0x1UL << DMA_CCR_TEIE_Pos) Á
|
DMA_CCR_TEIE DMA_CCR_TEIE_Msk Â
|
DMA_CCR_DIR_Pos (4U) Ã
|
DMA_CCR_DIR_Msk (0x1UL << DMA_CCR_DIR_Pos) Ä
|
DMA_CCR_DIR DMA_CCR_DIR_Msk Å
|
DMA_CCR_CIRC_Pos (5U) Æ
|
DMA_CCR_CIRC_Msk (0x1UL << DMA_CCR_CIRC_Pos) Ç
|
DMA_CCR_CIRC DMA_CCR_CIRC_Msk È
|
DMA_CCR_PINC_Pos (6U) É
|
DMA_CCR_PINC_Msk (0x1UL << DMA_CCR_PINC_Pos) Ê
|
DMA_CCR_PINC DMA_CCR_PINC_Msk Ë
|
DMA_CCR_MINC_Pos (7U) Ì
|
DMA_CCR_MINC_Msk (0x1UL << DMA_CCR_MINC_Pos) Í
|
DMA_CCR_MINC DMA_CCR_MINC_Msk Ï
|
DMA_CCR_PSIZE_Pos (8U) Ð
|
DMA_CCR_PSIZE_Msk (0x3UL << DMA_CCR_PSIZE_Pos) Ñ
|
DMA_CCR_PSIZE DMA_CCR_PSIZE_Msk Ò
|
DMA_CCR_PSIZE_0 (0x1UL << DMA_CCR_PSIZE_Pos) Ó
|
DMA_CCR_PSIZE_1 (0x2UL << DMA_CCR_PSIZE_Pos) Õ
|
DMA_CCR_MSIZE_Pos (10U) Ö
|
DMA_CCR_MSIZE_Msk (0x3UL << DMA_CCR_MSIZE_Pos) ×
|
DMA_CCR_MSIZE DMA_CCR_MSIZE_Msk Ø
|
DMA_CCR_MSIZE_0 (0x1UL << DMA_CCR_MSIZE_Pos) Ù
|
DMA_CCR_MSIZE_1 (0x2UL << DMA_CCR_MSIZE_Pos) Û
|
DMA_CCR_PL_Pos (12U) Ü
|
DMA_CCR_PL_Msk (0x3UL << DMA_CCR_PL_Pos) Ý
|
DMA_CCR_PL DMA_CCR_PL_Msk Þ
|
DMA_CCR_PL_0 (0x1UL << DMA_CCR_PL_Pos) ß
|
DMA_CCR_PL_1 (0x2UL << DMA_CCR_PL_Pos) á
|
DMA_CCR_MEM2MEM_Pos (14U) â
|
DMA_CCR_MEM2MEM_Msk (0x1UL << DMA_CCR_MEM2MEM_Pos) ã
|
DMA_CCR_MEM2MEM DMA_CCR_MEM2MEM_Msk æ
|
DMA_CNDTR_NDT_Pos (0U) ç
|
DMA_CNDTR_NDT_Msk (0xFFFFUL << DMA_CNDTR_NDT_Pos) è
|
DMA_CNDTR_NDT DMA_CNDTR_NDT_Msk ë
|
DMA_CPAR_PA_Pos (0U) ì
|
DMA_CPAR_PA_Msk (0xFFFFFFFFUL << DMA_CPAR_PA_Pos) í
|
DMA_CPAR_PA DMA_CPAR_PA_Msk ð
|
DMA_CMAR_MA_Pos (0U) ñ
|
DMA_CMAR_MA_Msk (0xFFFFFFFFUL << DMA_CMAR_MA_Pos) ò
|
DMA_CMAR_MA DMA_CMAR_MA_Msk ö
|
DMA_CSELR_C1S_Pos (0U) ÷
|
DMA_CSELR_C1S_Msk (0xFUL << DMA_CSELR_C1S_Pos) ø
|
DMA_CSELR_C1S DMA_CSELR_C1S_Msk ù
|
DMA_CSELR_C2S_Pos (4U) ú
|
DMA_CSELR_C2S_Msk (0xFUL << DMA_CSELR_C2S_Pos) û
|
DMA_CSELR_C2S DMA_CSELR_C2S_Msk ü
|
DMA_CSELR_C3S_Pos (8U) ý
|
DMA_CSELR_C3S_Msk (0xFUL << DMA_CSELR_C3S_Pos) þ
|
DMA_CSELR_C3S DMA_CSELR_C3S_Msk ÿ
|
DMA_CSELR_C4S_Pos (12U) DMA_CSELR_C4S_Msk (0xFUL << DMA_CSELR_C4S_Pos) DMA_CSELR_C4S DMA_CSELR_C4S_Msk DMA_CSELR_C5S_Pos (16U) DMA_CSELR_C5S_Msk (0xFUL << DMA_CSELR_C5S_Pos) DMA_CSELR_C5S DMA_CSELR_C5S_Msk
DMA_CSELR_C6S_Pos (20U) DMA_CSELR_C6S_Msk (0xFUL << DMA_CSELR_C6S_Pos) DMA_CSELR_C6S DMA_CSELR_C6S_Msk DMA_CSELR_C7S_Pos (24U) DMA_CSELR_C7S_Msk (0xFUL << DMA_CSELR_C7S_Pos) DMA_CSELR_C7S DMA_CSELR_C7S_Msk EXTI_IMR_IM0_Pos (0U) EXTI_IMR_IM0_Msk (0x1UL << EXTI_IMR_IM0_Pos) EXTI_IMR_IM0 EXTI_IMR_IM0_Msk EXTI_IMR_IM1_Pos (1U) EXTI_IMR_IM1_Msk (0x1UL << EXTI_IMR_IM1_Pos) EXTI_IMR_IM1 EXTI_IMR_IM1_Msk EXTI_IMR_IM2_Pos (2U) EXTI_IMR_IM2_Msk (0x1UL << EXTI_IMR_IM2_Pos) EXTI_IMR_IM2 EXTI_IMR_IM2_Msk EXTI_IMR_IM3_Pos (3U) EXTI_IMR_IM3_Msk (0x1UL << EXTI_IMR_IM3_Pos) EXTI_IMR_IM3 EXTI_IMR_IM3_Msk EXTI_IMR_IM4_Pos (4U) EXTI_IMR_IM4_Msk (0x1UL << EXTI_IMR_IM4_Pos) ¡ EXTI_IMR_IM4 EXTI_IMR_IM4_Msk ¢ EXTI_IMR_IM5_Pos (5U) £ EXTI_IMR_IM5_Msk (0x1UL << EXTI_IMR_IM5_Pos) ¤ EXTI_IMR_IM5 EXTI_IMR_IM5_Msk ¥ EXTI_IMR_IM6_Pos (6U) ¦ EXTI_IMR_IM6_Msk (0x1UL << EXTI_IMR_IM6_Pos) § EXTI_IMR_IM6 EXTI_IMR_IM6_Msk ¨ EXTI_IMR_IM7_Pos (7U) © EXTI_IMR_IM7_Msk (0x1UL << EXTI_IMR_IM7_Pos) ª EXTI_IMR_IM7 EXTI_IMR_IM7_Msk « EXTI_IMR_IM8_Pos (8U) ¬ EXTI_IMR_IM8_Msk (0x1UL << EXTI_IMR_IM8_Pos) EXTI_IMR_IM8 EXTI_IMR_IM8_Msk ® EXTI_IMR_IM9_Pos (9U) ¯ EXTI_IMR_IM9_Msk (0x1UL << EXTI_IMR_IM9_Pos) ° EXTI_IMR_IM9 EXTI_IMR_IM9_Msk ± EXTI_IMR_IM10_Pos (10U) ² EXTI_IMR_IM10_Msk (0x1UL << EXTI_IMR_IM10_Pos) ³ EXTI_IMR_IM10 EXTI_IMR_IM10_Msk ´ EXTI_IMR_IM11_Pos (11U) µ EXTI_IMR_IM11_Msk (0x1UL << EXTI_IMR_IM11_Pos) ¶ EXTI_IMR_IM11 EXTI_IMR_IM11_Msk · EXTI_IMR_IM12_Pos (12U) ¸ EXTI_IMR_IM12_Msk (0x1UL << EXTI_IMR_IM12_Pos) ¹ EXTI_IMR_IM12 EXTI_IMR_IM12_Msk º EXTI_IMR_IM13_Pos (13U) » EXTI_IMR_IM13_Msk (0x1UL << EXTI_IMR_IM13_Pos) ¼ EXTI_IMR_IM13 EXTI_IMR_IM13_Msk ½ EXTI_IMR_IM14_Pos (14U) ¾ EXTI_IMR_IM14_Msk (0x1UL << EXTI_IMR_IM14_Pos) ¿ EXTI_IMR_IM14 EXTI_IMR_IM14_Msk À EXTI_IMR_IM15_Pos (15U) Á EXTI_IMR_IM15_Msk (0x1UL << EXTI_IMR_IM15_Pos)  EXTI_IMR_IM15 EXTI_IMR_IM15_Msk à EXTI_IMR_IM16_Pos (16U) Ä EXTI_IMR_IM16_Msk (0x1UL << EXTI_IMR_IM16_Pos) Å EXTI_IMR_IM16 EXTI_IMR_IM16_Msk Æ EXTI_IMR_IM17_Pos (17U) Ç EXTI_IMR_IM17_Msk (0x1UL << EXTI_IMR_IM17_Pos) È EXTI_IMR_IM17 EXTI_IMR_IM17_Msk É EXTI_IMR_IM18_Pos (18U) Ê EXTI_IMR_IM18_Msk (0x1UL << EXTI_IMR_IM18_Pos) Ë EXTI_IMR_IM18 EXTI_IMR_IM18_Msk Ì EXTI_IMR_IM19_Pos (19U) Í EXTI_IMR_IM19_Msk (0x1UL << EXTI_IMR_IM19_Pos) Î EXTI_IMR_IM19 EXTI_IMR_IM19_Msk Ï EXTI_IMR_IM20_Pos (20U) Ð EXTI_IMR_IM20_Msk (0x1UL << EXTI_IMR_IM20_Pos) Ñ EXTI_IMR_IM20 EXTI_IMR_IM20_Msk Ò EXTI_IMR_IM21_Pos (21U) Ó EXTI_IMR_IM21_Msk (0x1UL << EXTI_IMR_IM21_Pos) Ô EXTI_IMR_IM21 EXTI_IMR_IM21_Msk Õ EXTI_IMR_IM22_Pos (22U) Ö EXTI_IMR_IM22_Msk (0x1UL << EXTI_IMR_IM22_Pos) × EXTI_IMR_IM22 EXTI_IMR_IM22_Msk Ø EXTI_IMR_IM23_Pos (23U) Ù EXTI_IMR_IM23_Msk (0x1UL << EXTI_IMR_IM23_Pos) Ú EXTI_IMR_IM23 EXTI_IMR_IM23_Msk Û EXTI_IMR_IM24_Pos (24U) Ü EXTI_IMR_IM24_Msk (0x1UL << EXTI_IMR_IM24_Pos) Ý EXTI_IMR_IM24 EXTI_IMR_IM24_Msk Þ EXTI_IMR_IM25_Pos (25U) ß EXTI_IMR_IM25_Msk (0x1UL << EXTI_IMR_IM25_Pos) à EXTI_IMR_IM25 EXTI_IMR_IM25_Msk á EXTI_IMR_IM26_Pos (26U) â EXTI_IMR_IM26_Msk (0x1UL << EXTI_IMR_IM26_Pos) ã EXTI_IMR_IM26 EXTI_IMR_IM26_Msk ä EXTI_IMR_IM28_Pos (28U) å EXTI_IMR_IM28_Msk (0x1UL << EXTI_IMR_IM28_Pos) æ EXTI_IMR_IM28 EXTI_IMR_IM28_Msk ç EXTI_IMR_IM29_Pos (29U) è EXTI_IMR_IM29_Msk (0x1UL << EXTI_IMR_IM29_Pos) é EXTI_IMR_IM29 EXTI_IMR_IM29_Msk ë EXTI_IMR_IM_Pos (0U) ì EXTI_IMR_IM_Msk (0x37FFFFFFUL << EXTI_IMR_IM_Pos) í EXTI_IMR_IM EXTI_IMR_IM_Msk ð EXTI_EMR_EM0_Pos (0U) ñ EXTI_EMR_EM0_Msk (0x1UL << EXTI_EMR_EM0_Pos) ò EXTI_EMR_EM0 EXTI_EMR_EM0_Msk ó EXTI_EMR_EM1_Pos (1U) ô EXTI_EMR_EM1_Msk (0x1UL << EXTI_EMR_EM1_Pos) õ EXTI_EMR_EM1 EXTI_EMR_EM1_Msk ö EXTI_EMR_EM2_Pos (2U) ÷ EXTI_EMR_EM2_Msk (0x1UL << EXTI_EMR_EM2_Pos) ø EXTI_EMR_EM2 EXTI_EMR_EM2_Msk ù EXTI_EMR_EM3_Pos (3U) ú EXTI_EMR_EM3_Msk (0x1UL << EXTI_EMR_EM3_Pos) û EXTI_EMR_EM3 EXTI_EMR_EM3_Msk ü EXTI_EMR_EM4_Pos (4U) ý EXTI_EMR_EM4_Msk (0x1UL << EXTI_EMR_EM4_Pos) þ EXTI_EMR_EM4 EXTI_EMR_EM4_Msk ÿ EXTI_EMR_EM5_Pos (5U) EXTI_EMR_EM5_Msk (0x1UL << EXTI_EMR_EM5_Pos) EXTI_EMR_EM5 EXTI_EMR_EM5_Msk EXTI_EMR_EM6_Pos (6U) EXTI_EMR_EM6_Msk (0x1UL << EXTI_EMR_EM6_Pos) EXTI_EMR_EM6 EXTI_EMR_EM6_Msk
EXTI_EMR_EM7_Pos (7U) EXTI_EMR_EM7_Msk (0x1UL << EXTI_EMR_EM7_Pos) EXTI_EMR_EM7 EXTI_EMR_EM7_Msk EXTI_EMR_EM8_Pos (8U) EXTI_EMR_EM8_Msk (0x1UL << EXTI_EMR_EM8_Pos) EXTI_EMR_EM8 EXTI_EMR_EM8_Msk EXTI_EMR_EM9_Pos (9U) EXTI_EMR_EM9_Msk (0x1UL << EXTI_EMR_EM9_Pos) EXTI_EMR_EM9 EXTI_EMR_EM9_Msk EXTI_EMR_EM10_Pos (10U) EXTI_EMR_EM10_Msk (0x1UL << EXTI_EMR_EM10_Pos) EXTI_EMR_EM10 EXTI_EMR_EM10_Msk EXTI_EMR_EM11_Pos (11U) EXTI_EMR_EM11_Msk (0x1UL << EXTI_EMR_EM11_Pos) EXTI_EMR_EM11 EXTI_EMR_EM11_Msk EXTI_EMR_EM12_Pos (12U) EXTI_EMR_EM12_Msk (0x1UL << EXTI_EMR_EM12_Pos) EXTI_EMR_EM12 EXTI_EMR_EM12_Msk EXTI_EMR_EM13_Pos (13U) EXTI_EMR_EM13_Msk (0x1UL << EXTI_EMR_EM13_Pos) EXTI_EMR_EM13 EXTI_EMR_EM13_Msk EXTI_EMR_EM14_Pos (14U) EXTI_EMR_EM14_Msk (0x1UL << EXTI_EMR_EM14_Pos) EXTI_EMR_EM14 EXTI_EMR_EM14_Msk EXTI_EMR_EM15_Pos (15U) EXTI_EMR_EM15_Msk (0x1UL << EXTI_EMR_EM15_Pos) EXTI_EMR_EM15 EXTI_EMR_EM15_Msk EXTI_EMR_EM16_Pos (16U) ¡ EXTI_EMR_EM16_Msk (0x1UL << EXTI_EMR_EM16_Pos) ¢ EXTI_EMR_EM16 EXTI_EMR_EM16_Msk £ EXTI_EMR_EM17_Pos (17U) ¤ EXTI_EMR_EM17_Msk (0x1UL << EXTI_EMR_EM17_Pos) ¥ EXTI_EMR_EM17 EXTI_EMR_EM17_Msk ¦ EXTI_EMR_EM18_Pos (18U) § EXTI_EMR_EM18_Msk (0x1UL << EXTI_EMR_EM18_Pos) ¨ EXTI_EMR_EM18 EXTI_EMR_EM18_Msk © EXTI_EMR_EM19_Pos (19U) ª EXTI_EMR_EM19_Msk (0x1UL << EXTI_EMR_EM19_Pos) « EXTI_EMR_EM19 EXTI_EMR_EM19_Msk ¬ EXTI_EMR_EM20_Pos (20U) EXTI_EMR_EM20_Msk (0x1UL << EXTI_EMR_EM20_Pos) ® EXTI_EMR_EM20 EXTI_EMR_EM20_Msk ¯ EXTI_EMR_EM21_Pos (21U) ° EXTI_EMR_EM21_Msk (0x1UL << EXTI_EMR_EM21_Pos) ± EXTI_EMR_EM21 EXTI_EMR_EM21_Msk ² EXTI_EMR_EM22_Pos (22U) ³ EXTI_EMR_EM22_Msk (0x1UL << EXTI_EMR_EM22_Pos) ´ EXTI_EMR_EM22 EXTI_EMR_EM22_Msk µ EXTI_EMR_EM23_Pos (23U) ¶ EXTI_EMR_EM23_Msk (0x1UL << EXTI_EMR_EM23_Pos) · EXTI_EMR_EM23 EXTI_EMR_EM23_Msk ¸ EXTI_EMR_EM24_Pos (24U) ¹ EXTI_EMR_EM24_Msk (0x1UL << EXTI_EMR_EM24_Pos) º EXTI_EMR_EM24 EXTI_EMR_EM24_Msk » EXTI_EMR_EM25_Pos (25U) ¼ EXTI_EMR_EM25_Msk (0x1UL << EXTI_EMR_EM25_Pos) ½ EXTI_EMR_EM25 EXTI_EMR_EM25_Msk ¾ EXTI_EMR_EM26_Pos (26U) ¿ EXTI_EMR_EM26_Msk (0x1UL << EXTI_EMR_EM26_Pos) À EXTI_EMR_EM26 EXTI_EMR_EM26_Msk Á EXTI_EMR_EM28_Pos (28U) Â EXTI_EMR_EM28_Msk (0x1UL << EXTI_EMR_EM28_Pos) Ã EXTI_EMR_EM28 EXTI_EMR_EM28_Msk Ä EXTI_EMR_EM29_Pos (29U) Å EXTI_EMR_EM29_Msk (0x1UL << EXTI_EMR_EM29_Pos) Æ EXTI_EMR_EM29 EXTI_EMR_EM29_Msk É EXTI_RTSR_RT0_Pos (0U) Ê EXTI_RTSR_RT0_Msk (0x1UL << EXTI_RTSR_RT0_Pos) Ë EXTI_RTSR_RT0 EXTI_RTSR_RT0_Msk Ì EXTI_RTSR_RT1_Pos (1U) Í EXTI_RTSR_RT1_Msk (0x1UL << EXTI_RTSR_RT1_Pos) Î EXTI_RTSR_RT1 EXTI_RTSR_RT1_Msk Ï EXTI_RTSR_RT2_Pos (2U) Ð EXTI_RTSR_RT2_Msk (0x1UL << EXTI_RTSR_RT2_Pos) Ñ EXTI_RTSR_RT2 EXTI_RTSR_RT2_Msk Ò EXTI_RTSR_RT3_Pos (3U) Ó EXTI_RTSR_RT3_Msk (0x1UL << EXTI_RTSR_RT3_Pos) Ô EXTI_RTSR_RT3 EXTI_RTSR_RT3_Msk Õ EXTI_RTSR_RT4_Pos (4U) Ö EXTI_RTSR_RT4_Msk (0x1UL << EXTI_RTSR_RT4_Pos) × EXTI_RTSR_RT4 EXTI_RTSR_RT4_Msk Ø EXTI_RTSR_RT5_Pos (5U) Ù EXTI_RTSR_RT5_Msk (0x1UL << EXTI_RTSR_RT5_Pos) Ú EXTI_RTSR_RT5 EXTI_RTSR_RT5_Msk Û EXTI_RTSR_RT6_Pos (6U) Ü EXTI_RTSR_RT6_Msk (0x1UL << EXTI_RTSR_RT6_Pos) Ý EXTI_RTSR_RT6 EXTI_RTSR_RT6_Msk Þ EXTI_RTSR_RT7_Pos (7U) ß EXTI_RTSR_RT7_Msk (0x1UL << EXTI_RTSR_RT7_Pos) à EXTI_RTSR_RT7 EXTI_RTSR_RT7_Msk á EXTI_RTSR_RT8_Pos (8U) â EXTI_RTSR_RT8_Msk (0x1UL << EXTI_RTSR_RT8_Pos) ã EXTI_RTSR_RT8 EXTI_RTSR_RT8_Msk ä EXTI_RTSR_RT9_Pos (9U) å EXTI_RTSR_RT9_Msk (0x1UL << EXTI_RTSR_RT9_Pos) æ EXTI_RTSR_RT9 EXTI_RTSR_RT9_Msk ç EXTI_RTSR_RT10_Pos (10U) è EXTI_RTSR_RT10_Msk (0x1UL << EXTI_RTSR_RT10_Pos) é EXTI_RTSR_RT10 EXTI_RTSR_RT10_Msk ê EXTI_RTSR_RT11_Pos (11U) ë EXTI_RTSR_RT11_Msk (0x1UL << EXTI_RTSR_RT11_Pos) ì EXTI_RTSR_RT11 EXTI_RTSR_RT11_Msk í EXTI_RTSR_RT12_Pos (12U) î EXTI_RTSR_RT12_Msk (0x1UL << EXTI_RTSR_RT12_Pos) ï EXTI_RTSR_RT12 EXTI_RTSR_RT12_Msk ð EXTI_RTSR_RT13_Pos (13U) ñ EXTI_RTSR_RT13_Msk (0x1UL << EXTI_RTSR_RT13_Pos) ò EXTI_RTSR_RT13 EXTI_RTSR_RT13_Msk ó EXTI_RTSR_RT14_Pos (14U) ô EXTI_RTSR_RT14_Msk (0x1UL << EXTI_RTSR_RT14_Pos) õ EXTI_RTSR_RT14 EXTI_RTSR_RT14_Msk ö EXTI_RTSR_RT15_Pos (15U) ÷ EXTI_RTSR_RT15_Msk (0x1UL << EXTI_RTSR_RT15_Pos) ø EXTI_RTSR_RT15 EXTI_RTSR_RT15_Msk ù EXTI_RTSR_RT16_Pos (16U) ú EXTI_RTSR_RT16_Msk (0x1UL << EXTI_RTSR_RT16_Pos) û EXTI_RTSR_RT16 EXTI_RTSR_RT16_Msk ü EXTI_RTSR_RT17_Pos (17U) ý EXTI_RTSR_RT17_Msk (0x1UL << EXTI_RTSR_RT17_Pos) þ EXTI_RTSR_RT17 EXTI_RTSR_RT17_Msk ÿ EXTI_RTSR_RT19_Pos (19U) EXTI_RTSR_RT19_Msk (0x1UL << EXTI_RTSR_RT19_Pos) EXTI_RTSR_RT19 EXTI_RTSR_RT19_Msk EXTI_RTSR_RT20_Pos (20U) EXTI_RTSR_RT20_Msk (0x1UL << EXTI_RTSR_RT20_Pos) EXTI_RTSR_RT20 EXTI_RTSR_RT20_Msk
EXTI_RTSR_RT21_Pos (21U) EXTI_RTSR_RT21_Msk (0x1UL << EXTI_RTSR_RT21_Pos) EXTI_RTSR_RT21 EXTI_RTSR_RT21_Msk EXTI_RTSR_RT22_Pos (22U) EXTI_RTSR_RT22_Msk (0x1UL << EXTI_RTSR_RT22_Pos) EXTI_RTSR_RT22 EXTI_RTSR_RT22_Msk EXTI_RTSR_TR0 EXTI_RTSR_RT0 EXTI_RTSR_TR1 EXTI_RTSR_RT1 EXTI_RTSR_TR2 EXTI_RTSR_RT2 EXTI_RTSR_TR3 EXTI_RTSR_RT3 EXTI_RTSR_TR4 EXTI_RTSR_RT4 EXTI_RTSR_TR5 EXTI_RTSR_RT5 EXTI_RTSR_TR6 EXTI_RTSR_RT6 EXTI_RTSR_TR7 EXTI_RTSR_RT7 EXTI_RTSR_TR8 EXTI_RTSR_RT8 EXTI_RTSR_TR9 EXTI_RTSR_RT9 EXTI_RTSR_TR10 EXTI_RTSR_RT10 EXTI_RTSR_TR11 EXTI_RTSR_RT11 EXTI_RTSR_TR12 EXTI_RTSR_RT12 EXTI_RTSR_TR13 EXTI_RTSR_RT13 EXTI_RTSR_TR14 EXTI_RTSR_RT14 EXTI_RTSR_TR15 EXTI_RTSR_RT15 EXTI_RTSR_TR16 EXTI_RTSR_RT16 EXTI_RTSR_TR17 EXTI_RTSR_RT17 EXTI_RTSR_TR19 EXTI_RTSR_RT19 EXTI_RTSR_TR20 EXTI_RTSR_RT20 ¡ EXTI_RTSR_TR21 EXTI_RTSR_RT21 ¢ EXTI_RTSR_TR22 EXTI_RTSR_RT22 ¥ EXTI_FTSR_FT0_Pos (0U) ¦ EXTI_FTSR_FT0_Msk (0x1UL << EXTI_FTSR_FT0_Pos) § EXTI_FTSR_FT0 EXTI_FTSR_FT0_Msk ¨ EXTI_FTSR_FT1_Pos (1U) © EXTI_FTSR_FT1_Msk (0x1UL << EXTI_FTSR_FT1_Pos) ª EXTI_FTSR_FT1 EXTI_FTSR_FT1_Msk « EXTI_FTSR_FT2_Pos (2U) ¬ EXTI_FTSR_FT2_Msk (0x1UL << EXTI_FTSR_FT2_Pos) EXTI_FTSR_FT2 EXTI_FTSR_FT2_Msk ® EXTI_FTSR_FT3_Pos (3U) ¯ EXTI_FTSR_FT3_Msk (0x1UL << EXTI_FTSR_FT3_Pos) ° EXTI_FTSR_FT3 EXTI_FTSR_FT3_Msk ± EXTI_FTSR_FT4_Pos (4U) ² EXTI_FTSR_FT4_Msk (0x1UL << EXTI_FTSR_FT4_Pos) ³ EXTI_FTSR_FT4 EXTI_FTSR_FT4_Msk ´ EXTI_FTSR_FT5_Pos (5U) µ EXTI_FTSR_FT5_Msk (0x1UL << EXTI_FTSR_FT5_Pos) ¶ EXTI_FTSR_FT5 EXTI_FTSR_FT5_Msk · EXTI_FTSR_FT6_Pos (6U) ¸ EXTI_FTSR_FT6_Msk (0x1UL << EXTI_FTSR_FT6_Pos) ¹ EXTI_FTSR_FT6 EXTI_FTSR_FT6_Msk º EXTI_FTSR_FT7_Pos (7U) » EXTI_FTSR_FT7_Msk (0x1UL << EXTI_FTSR_FT7_Pos) ¼ EXTI_FTSR_FT7 EXTI_FTSR_FT7_Msk ½ EXTI_FTSR_FT8_Pos (8U) ¾ EXTI_FTSR_FT8_Msk (0x1UL << EXTI_FTSR_FT8_Pos) ¿ EXTI_FTSR_FT8 EXTI_FTSR_FT8_Msk À EXTI_FTSR_FT9_Pos (9U) Á EXTI_FTSR_FT9_Msk (0x1UL << EXTI_FTSR_FT9_Pos)  EXTI_FTSR_FT9 EXTI_FTSR_FT9_Msk à EXTI_FTSR_FT10_Pos (10U) Ä EXTI_FTSR_FT10_Msk (0x1UL << EXTI_FTSR_FT10_Pos) Å EXTI_FTSR_FT10 EXTI_FTSR_FT10_Msk Æ EXTI_FTSR_FT11_Pos (11U) Ç EXTI_FTSR_FT11_Msk (0x1UL << EXTI_FTSR_FT11_Pos) È EXTI_FTSR_FT11 EXTI_FTSR_FT11_Msk É EXTI_FTSR_FT12_Pos (12U) Ê EXTI_FTSR_FT12_Msk (0x1UL << EXTI_FTSR_FT12_Pos) Ë EXTI_FTSR_FT12 EXTI_FTSR_FT12_Msk Ì EXTI_FTSR_FT13_Pos (13U) Í EXTI_FTSR_FT13_Msk (0x1UL << EXTI_FTSR_FT13_Pos) Î EXTI_FTSR_FT13 EXTI_FTSR_FT13_Msk Ï EXTI_FTSR_FT14_Pos (14U) Ð EXTI_FTSR_FT14_Msk (0x1UL << EXTI_FTSR_FT14_Pos) Ñ EXTI_FTSR_FT14 EXTI_FTSR_FT14_Msk Ò EXTI_FTSR_FT15_Pos (15U) Ó EXTI_FTSR_FT15_Msk (0x1UL << EXTI_FTSR_FT15_Pos) Ô EXTI_FTSR_FT15 EXTI_FTSR_FT15_Msk Õ EXTI_FTSR_FT16_Pos (16U) Ö EXTI_FTSR_FT16_Msk (0x1UL << EXTI_FTSR_FT16_Pos) × EXTI_FTSR_FT16 EXTI_FTSR_FT16_Msk Ø EXTI_FTSR_FT17_Pos (17U) Ù EXTI_FTSR_FT17_Msk (0x1UL << EXTI_FTSR_FT17_Pos) Ú EXTI_FTSR_FT17 EXTI_FTSR_FT17_Msk Û EXTI_FTSR_FT19_Pos (19U) Ü EXTI_FTSR_FT19_Msk (0x1UL << EXTI_FTSR_FT19_Pos) Ý EXTI_FTSR_FT19 EXTI_FTSR_FT19_Msk Þ EXTI_FTSR_FT20_Pos (20U) ß EXTI_FTSR_FT20_Msk (0x1UL << EXTI_FTSR_FT20_Pos) à EXTI_FTSR_FT20 EXTI_FTSR_FT20_Msk á EXTI_FTSR_FT21_Pos (21U) â EXTI_FTSR_FT21_Msk (0x1UL << EXTI_FTSR_FT21_Pos) ã EXTI_FTSR_FT21 EXTI_FTSR_FT21_Msk ä EXTI_FTSR_FT22_Pos (22U) å EXTI_FTSR_FT22_Msk (0x1UL << EXTI_FTSR_FT22_Pos) æ EXTI_FTSR_FT22 EXTI_FTSR_FT22_Msk é EXTI_FTSR_TR0 EXTI_FTSR_FT0 ê EXTI_FTSR_TR1 EXTI_FTSR_FT1 ë EXTI_FTSR_TR2 EXTI_FTSR_FT2 ì EXTI_FTSR_TR3 EXTI_FTSR_FT3 í EXTI_FTSR_TR4 EXTI_FTSR_FT4 î EXTI_FTSR_TR5 EXTI_FTSR_FT5 ï EXTI_FTSR_TR6 EXTI_FTSR_FT6 ð EXTI_FTSR_TR7 EXTI_FTSR_FT7 ñ EXTI_FTSR_TR8 EXTI_FTSR_FT8 ò EXTI_FTSR_TR9 EXTI_FTSR_FT9 ó EXTI_FTSR_TR10 EXTI_FTSR_FT10 ô EXTI_FTSR_TR11 EXTI_FTSR_FT11 õ EXTI_FTSR_TR12 EXTI_FTSR_FT12 ö EXTI_FTSR_TR13 EXTI_FTSR_FT13 ÷ EXTI_FTSR_TR14 EXTI_FTSR_FT14 ø EXTI_FTSR_TR15 EXTI_FTSR_FT15 ù EXTI_FTSR_TR16 EXTI_FTSR_FT16 ú EXTI_FTSR_TR17 EXTI_FTSR_FT17 û EXTI_FTSR_TR19 EXTI_FTSR_FT19 ü EXTI_FTSR_TR20 EXTI_FTSR_FT20 ý EXTI_FTSR_TR21 EXTI_FTSR_FT21 þ EXTI_FTSR_TR22 EXTI_FTSR_FT22 EXTI_SWIER_SWI0_Pos (0U) EXTI_SWIER_SWI0_Msk (0x1UL << EXTI_SWIER_SWI0_Pos) EXTI_SWIER_SWI0 EXTI_SWIER_SWI0_Msk EXTI_SWIER_SWI1_Pos (1U)
EXTI_SWIER_SWI1_Msk (0x1UL << EXTI_SWIER_SWI1_Pos) EXTI_SWIER_SWI1 EXTI_SWIER_SWI1_Msk EXTI_SWIER_SWI2_Pos (2U) EXTI_SWIER_SWI2_Msk (0x1UL << EXTI_SWIER_SWI2_Pos) EXTI_SWIER_SWI2 EXTI_SWIER_SWI2_Msk EXTI_SWIER_SWI3_Pos (3U) EXTI_SWIER_SWI3_Msk (0x1UL << EXTI_SWIER_SWI3_Pos) EXTI_SWIER_SWI3 EXTI_SWIER_SWI3_Msk EXTI_SWIER_SWI4_Pos (4U) EXTI_SWIER_SWI4_Msk (0x1UL << EXTI_SWIER_SWI4_Pos) EXTI_SWIER_SWI4 EXTI_SWIER_SWI4_Msk EXTI_SWIER_SWI5_Pos (5U) EXTI_SWIER_SWI5_Msk (0x1UL << EXTI_SWIER_SWI5_Pos) EXTI_SWIER_SWI5 EXTI_SWIER_SWI5_Msk EXTI_SWIER_SWI6_Pos (6U) EXTI_SWIER_SWI6_Msk (0x1UL << EXTI_SWIER_SWI6_Pos) EXTI_SWIER_SWI6 EXTI_SWIER_SWI6_Msk EXTI_SWIER_SWI7_Pos (7U) EXTI_SWIER_SWI7_Msk (0x1UL << EXTI_SWIER_SWI7_Pos) EXTI_SWIER_SWI7 EXTI_SWIER_SWI7_Msk EXTI_SWIER_SWI8_Pos (8U) EXTI_SWIER_SWI8_Msk (0x1UL << EXTI_SWIER_SWI8_Pos) EXTI_SWIER_SWI8 EXTI_SWIER_SWI8_Msk EXTI_SWIER_SWI9_Pos (9U) EXTI_SWIER_SWI9_Msk (0x1UL << EXTI_SWIER_SWI9_Pos) EXTI_SWIER_SWI9 EXTI_SWIER_SWI9_Msk EXTI_SWIER_SWI10_Pos (10U) EXTI_SWIER_SWI10_Msk (0x1UL << EXTI_SWIER_SWI10_Pos) ¡EXTI_SWIER_SWI10 EXTI_SWIER_SWI10_Msk ¢EXTI_SWIER_SWI11_Pos (11U) £EXTI_SWIER_SWI11_Msk (0x1UL << EXTI_SWIER_SWI11_Pos) ¤EXTI_SWIER_SWI11 EXTI_SWIER_SWI11_Msk ¥EXTI_SWIER_SWI12_Pos (12U) ¦EXTI_SWIER_SWI12_Msk (0x1UL << EXTI_SWIER_SWI12_Pos) §EXTI_SWIER_SWI12 EXTI_SWIER_SWI12_Msk ¨EXTI_SWIER_SWI13_Pos (13U) ©EXTI_SWIER_SWI13_Msk (0x1UL << EXTI_SWIER_SWI13_Pos) ªEXTI_SWIER_SWI13 EXTI_SWIER_SWI13_Msk «EXTI_SWIER_SWI14_Pos (14U) ¬EXTI_SWIER_SWI14_Msk (0x1UL << EXTI_SWIER_SWI14_Pos) EXTI_SWIER_SWI14 EXTI_SWIER_SWI14_Msk ®EXTI_SWIER_SWI15_Pos (15U) ¯EXTI_SWIER_SWI15_Msk (0x1UL << EXTI_SWIER_SWI15_Pos) °EXTI_SWIER_SWI15 EXTI_SWIER_SWI15_Msk ±EXTI_SWIER_SWI16_Pos (16U) ²EXTI_SWIER_SWI16_Msk (0x1UL << EXTI_SWIER_SWI16_Pos) ³EXTI_SWIER_SWI16 EXTI_SWIER_SWI16_Msk ´EXTI_SWIER_SWI17_Pos (17U) µEXTI_SWIER_SWI17_Msk (0x1UL << EXTI_SWIER_SWI17_Pos) ¶EXTI_SWIER_SWI17 EXTI_SWIER_SWI17_Msk ·EXTI_SWIER_SWI19_Pos (19U) ¸EXTI_SWIER_SWI19_Msk (0x1UL << EXTI_SWIER_SWI19_Pos) ¹EXTI_SWIER_SWI19 EXTI_SWIER_SWI19_Msk ºEXTI_SWIER_SWI20_Pos (20U) »EXTI_SWIER_SWI20_Msk (0x1UL << EXTI_SWIER_SWI20_Pos) ¼EXTI_SWIER_SWI20 EXTI_SWIER_SWI20_Msk ½EXTI_SWIER_SWI21_Pos (21U) ¾EXTI_SWIER_SWI21_Msk (0x1UL << EXTI_SWIER_SWI21_Pos) ¿EXTI_SWIER_SWI21 EXTI_SWIER_SWI21_Msk ÀEXTI_SWIER_SWI22_Pos (22U) ÁEXTI_SWIER_SWI22_Msk (0x1UL << EXTI_SWIER_SWI22_Pos) ÂEXTI_SWIER_SWI22 EXTI_SWIER_SWI22_Msk ÅEXTI_SWIER_SWIER0 EXTI_SWIER_SWI0 ÆEXTI_SWIER_SWIER1 EXTI_SWIER_SWI1 ÇEXTI_SWIER_SWIER2 EXTI_SWIER_SWI2 ÈEXTI_SWIER_SWIER3 EXTI_SWIER_SWI3 ÉEXTI_SWIER_SWIER4 EXTI_SWIER_SWI4 ÊEXTI_SWIER_SWIER5 EXTI_SWIER_SWI5 ËEXTI_SWIER_SWIER6 EXTI_SWIER_SWI6 ÌEXTI_SWIER_SWIER7 EXTI_SWIER_SWI7 ÍEXTI_SWIER_SWIER8 EXTI_SWIER_SWI8 ÎEXTI_SWIER_SWIER9 EXTI_SWIER_SWI9 ÏEXTI_SWIER_SWIER10 EXTI_SWIER_SWI10 ÐEXTI_SWIER_SWIER11 EXTI_SWIER_SWI11 ÑEXTI_SWIER_SWIER12 EXTI_SWIER_SWI12 ÒEXTI_SWIER_SWIER13 EXTI_SWIER_SWI13 ÓEXTI_SWIER_SWIER14 EXTI_SWIER_SWI14 ÔEXTI_SWIER_SWIER15 EXTI_SWIER_SWI15 ÕEXTI_SWIER_SWIER16 EXTI_SWIER_SWI16 ÖEXTI_SWIER_SWIER17 EXTI_SWIER_SWI17 ×EXTI_SWIER_SWIER19 EXTI_SWIER_SWI19 ØEXTI_SWIER_SWIER20 EXTI_SWIER_SWI20 ÙEXTI_SWIER_SWIER21 EXTI_SWIER_SWI21 ÚEXTI_SWIER_SWIER22 EXTI_SWIER_SWI22 ÝEXTI_PR_PIF0_Pos (0U) ÞEXTI_PR_PIF0_Msk (0x1UL << EXTI_PR_PIF0_Pos) ßEXTI_PR_PIF0 EXTI_PR_PIF0_Msk àEXTI_PR_PIF1_Pos (1U) áEXTI_PR_PIF1_Msk (0x1UL << EXTI_PR_PIF1_Pos) âEXTI_PR_PIF1 EXTI_PR_PIF1_Msk ãEXTI_PR_PIF2_Pos (2U) äEXTI_PR_PIF2_Msk (0x1UL << EXTI_PR_PIF2_Pos) åEXTI_PR_PIF2 EXTI_PR_PIF2_Msk æEXTI_PR_PIF3_Pos (3U) çEXTI_PR_PIF3_Msk (0x1UL << EXTI_PR_PIF3_Pos) èEXTI_PR_PIF3 EXTI_PR_PIF3_Msk éEXTI_PR_PIF4_Pos (4U) êEXTI_PR_PIF4_Msk (0x1UL << EXTI_PR_PIF4_Pos) ëEXTI_PR_PIF4 EXTI_PR_PIF4_Msk ìEXTI_PR_PIF5_Pos (5U) íEXTI_PR_PIF5_Msk (0x1UL << EXTI_PR_PIF5_Pos) îEXTI_PR_PIF5 EXTI_PR_PIF5_Msk ïEXTI_PR_PIF6_Pos (6U) ðEXTI_PR_PIF6_Msk (0x1UL << EXTI_PR_PIF6_Pos) ñEXTI_PR_PIF6 EXTI_PR_PIF6_Msk òEXTI_PR_PIF7_Pos (7U) óEXTI_PR_PIF7_Msk (0x1UL << EXTI_PR_PIF7_Pos) ôEXTI_PR_PIF7 EXTI_PR_PIF7_Msk õEXTI_PR_PIF8_Pos (8U) öEXTI_PR_PIF8_Msk (0x1UL << EXTI_PR_PIF8_Pos) ÷EXTI_PR_PIF8 EXTI_PR_PIF8_Msk øEXTI_PR_PIF9_Pos (9U) ùEXTI_PR_PIF9_Msk (0x1UL << EXTI_PR_PIF9_Pos) úEXTI_PR_PIF9 EXTI_PR_PIF9_Msk ûEXTI_PR_PIF10_Pos (10U) üEXTI_PR_PIF10_Msk (0x1UL << EXTI_PR_PIF10_Pos) ýEXTI_PR_PIF10 EXTI_PR_PIF10_Msk þEXTI_PR_PIF11_Pos (11U) ÿEXTI_PR_PIF11_Msk (0x1UL << EXTI_PR_PIF11_Pos) EXTI_PR_PIF11 EXTI_PR_PIF11_Msk EXTI_PR_PIF12_Pos (12U) EXTI_PR_PIF12_Msk (0x1UL << EXTI_PR_PIF12_Pos) EXTI_PR_PIF12 EXTI_PR_PIF12_Msk EXTI_PR_PIF13_Pos (13U)
EXTI_PR_PIF13_Msk (0x1UL << EXTI_PR_PIF13_Pos) EXTI_PR_PIF13 EXTI_PR_PIF13_Msk EXTI_PR_PIF14_Pos (14U) EXTI_PR_PIF14_Msk (0x1UL << EXTI_PR_PIF14_Pos) EXTI_PR_PIF14 EXTI_PR_PIF14_Msk EXTI_PR_PIF15_Pos (15U) EXTI_PR_PIF15_Msk (0x1UL << EXTI_PR_PIF15_Pos) EXTI_PR_PIF15 EXTI_PR_PIF15_Msk EXTI_PR_PIF16_Pos (16U) EXTI_PR_PIF16_Msk (0x1UL << EXTI_PR_PIF16_Pos) EXTI_PR_PIF16 EXTI_PR_PIF16_Msk EXTI_PR_PIF17_Pos (17U) EXTI_PR_PIF17_Msk (0x1UL << EXTI_PR_PIF17_Pos) EXTI_PR_PIF17 EXTI_PR_PIF17_Msk EXTI_PR_PIF19_Pos (19U) EXTI_PR_PIF19_Msk (0x1UL << EXTI_PR_PIF19_Pos) EXTI_PR_PIF19 EXTI_PR_PIF19_Msk EXTI_PR_PIF20_Pos (20U) EXTI_PR_PIF20_Msk (0x1UL << EXTI_PR_PIF20_Pos) EXTI_PR_PIF20 EXTI_PR_PIF20_Msk EXTI_PR_PIF21_Pos (21U) EXTI_PR_PIF21_Msk (0x1UL << EXTI_PR_PIF21_Pos) EXTI_PR_PIF21 EXTI_PR_PIF21_Msk EXTI_PR_PIF22_Pos (22U) EXTI_PR_PIF22_Msk (0x1UL << EXTI_PR_PIF22_Pos) EXTI_PR_PIF22 EXTI_PR_PIF22_Msk ¡EXTI_PR_PR0 EXTI_PR_PIF0 ¢EXTI_PR_PR1 EXTI_PR_PIF1 £EXTI_PR_PR2 EXTI_PR_PIF2 ¤EXTI_PR_PR3 EXTI_PR_PIF3 ¥EXTI_PR_PR4 EXTI_PR_PIF4 ¦EXTI_PR_PR5 EXTI_PR_PIF5 §EXTI_PR_PR6 EXTI_PR_PIF6 ¨EXTI_PR_PR7 EXTI_PR_PIF7 ©EXTI_PR_PR8 EXTI_PR_PIF8 ªEXTI_PR_PR9 EXTI_PR_PIF9 «EXTI_PR_PR10 EXTI_PR_PIF10 ¬EXTI_PR_PR11 EXTI_PR_PIF11 EXTI_PR_PR12 EXTI_PR_PIF12 ®EXTI_PR_PR13 EXTI_PR_PIF13 ¯EXTI_PR_PR14 EXTI_PR_PIF14 °EXTI_PR_PR15 EXTI_PR_PIF15 ±EXTI_PR_PR16 EXTI_PR_PIF16 ²EXTI_PR_PR17 EXTI_PR_PIF17 ³EXTI_PR_PR19 EXTI_PR_PIF19 ´EXTI_PR_PR20 EXTI_PR_PIF20 µEXTI_PR_PR21 EXTI_PR_PIF21 ¶EXTI_PR_PR22 EXTI_PR_PIF22 ¿FLASH_ACR_LATENCY_Pos (0U) ÀFLASH_ACR_LATENCY_Msk (0x1UL << FLASH_ACR_LATENCY_Pos) ÁFLASH_ACR_LATENCY FLASH_ACR_LATENCY_Msk ÂFLASH_ACR_PRFTEN_Pos (1U) ÃFLASH_ACR_PRFTEN_Msk (0x1UL << FLASH_ACR_PRFTEN_Pos) ÄFLASH_ACR_PRFTEN FLASH_ACR_PRFTEN_Msk ÅFLASH_ACR_SLEEP_PD_Pos (3U) ÆFLASH_ACR_SLEEP_PD_Msk (0x1UL << FLASH_ACR_SLEEP_PD_Pos) ÇFLASH_ACR_SLEEP_PD FLASH_ACR_SLEEP_PD_Msk ÈFLASH_ACR_RUN_PD_Pos (4U) ÉFLASH_ACR_RUN_PD_Msk (0x1UL << FLASH_ACR_RUN_PD_Pos) ÊFLASH_ACR_RUN_PD FLASH_ACR_RUN_PD_Msk ËFLASH_ACR_DISAB_BUF_Pos (5U) ÌFLASH_ACR_DISAB_BUF_Msk (0x1UL << FLASH_ACR_DISAB_BUF_Pos) ÍFLASH_ACR_DISAB_BUF FLASH_ACR_DISAB_BUF_Msk ÎFLASH_ACR_PRE_READ_Pos (6U) ÏFLASH_ACR_PRE_READ_Msk (0x1UL << FLASH_ACR_PRE_READ_Pos) ÐFLASH_ACR_PRE_READ FLASH_ACR_PRE_READ_Msk ÓFLASH_PECR_PELOCK_Pos (0U) ÔFLASH_PECR_PELOCK_Msk (0x1UL << FLASH_PECR_PELOCK_Pos) ÕFLASH_PECR_PELOCK FLASH_PECR_PELOCK_Msk ÖFLASH_PECR_PRGLOCK_Pos (1U) ×FLASH_PECR_PRGLOCK_Msk (0x1UL << FLASH_PECR_PRGLOCK_Pos) ØFLASH_PECR_PRGLOCK FLASH_PECR_PRGLOCK_Msk ÙFLASH_PECR_OPTLOCK_Pos (2U) ÚFLASH_PECR_OPTLOCK_Msk (0x1UL << FLASH_PECR_OPTLOCK_Pos) ÛFLASH_PECR_OPTLOCK FLASH_PECR_OPTLOCK_Msk ÜFLASH_PECR_PROG_Pos (3U) ÝFLASH_PECR_PROG_Msk (0x1UL << FLASH_PECR_PROG_Pos) ÞFLASH_PECR_PROG FLASH_PECR_PROG_Msk ßFLASH_PECR_DATA_Pos (4U) àFLASH_PECR_DATA_Msk (0x1UL << FLASH_PECR_DATA_Pos) áFLASH_PECR_DATA FLASH_PECR_DATA_Msk âFLASH_PECR_FIX_Pos (8U) ãFLASH_PECR_FIX_Msk (0x1UL << FLASH_PECR_FIX_Pos) äFLASH_PECR_FIX FLASH_PECR_FIX_Msk åFLASH_PECR_ERASE_Pos (9U) æFLASH_PECR_ERASE_Msk (0x1UL << FLASH_PECR_ERASE_Pos) çFLASH_PECR_ERASE FLASH_PECR_ERASE_Msk èFLASH_PECR_FPRG_Pos (10U) éFLASH_PECR_FPRG_Msk (0x1UL << FLASH_PECR_FPRG_Pos) êFLASH_PECR_FPRG FLASH_PECR_FPRG_Msk ëFLASH_PECR_PARALLBANK_Pos (15U) ìFLASH_PECR_PARALLBANK_Msk (0x1UL << FLASH_PECR_PARALLBANK_Pos) íFLASH_PECR_PARALLBANK FLASH_PECR_PARALLBANK_Msk îFLASH_PECR_EOPIE_Pos (16U) ïFLASH_PECR_EOPIE_Msk (0x1UL << FLASH_PECR_EOPIE_Pos) ðFLASH_PECR_EOPIE FLASH_PECR_EOPIE_Msk ñFLASH_PECR_ERRIE_Pos (17U) òFLASH_PECR_ERRIE_Msk (0x1UL << FLASH_PECR_ERRIE_Pos) óFLASH_PECR_ERRIE FLASH_PECR_ERRIE_Msk ôFLASH_PECR_OBL_LAUNCH_Pos (18U) õFLASH_PECR_OBL_LAUNCH_Msk (0x1UL << FLASH_PECR_OBL_LAUNCH_Pos) öFLASH_PECR_OBL_LAUNCH FLASH_PECR_OBL_LAUNCH_Msk ÷FLASH_PECR_HALF_ARRAY_Pos (19U) øFLASH_PECR_HALF_ARRAY_Msk (0x1UL << FLASH_PECR_HALF_ARRAY_Pos) ùFLASH_PECR_HALF_ARRAY FLASH_PECR_HALF_ARRAY_Msk úFLASH_PECR_NZDISABLE_Pos (22U) ûFLASH_PECR_NZDISABLE_Msk (0x1UL << FLASH_PECR_NZDISABLE_Pos) üFLASH_PECR_NZDISABLE FLASH_PECR_NZDISABLE_Msk ÿFLASH_PDKEYR_PDKEYR_Pos (0U) FLASH_PDKEYR_PDKEYR_Msk (0xFFFFFFFFUL << FLASH_PDKEYR_PDKEYR_Pos) FLASH_PDKEYR_PDKEYR FLASH_PDKEYR_PDKEYR_Msk FLASH_PEKEYR_PEKEYR_Pos (0U)
FLASH_PEKEYR_PEKEYR_Msk (0xFFFFFFFFUL << FLASH_PEKEYR_PEKEYR_Pos) FLASH_PEKEYR_PEKEYR FLASH_PEKEYR_PEKEYR_Msk FLASH_PRGKEYR_PRGKEYR_Pos (0U) FLASH_PRGKEYR_PRGKEYR_Msk (0xFFFFFFFFUL << FLASH_PRGKEYR_PRGKEYR_Pos) FLASH_PRGKEYR_PRGKEYR FLASH_PRGKEYR_PRGKEYR_Msk FLASH_OPTKEYR_OPTKEYR_Pos (0U) FLASH_OPTKEYR_OPTKEYR_Msk (0xFFFFFFFFUL << FLASH_OPTKEYR_OPTKEYR_Pos) FLASH_OPTKEYR_OPTKEYR FLASH_OPTKEYR_OPTKEYR_Msk FLASH_SR_BSY_Pos (0U) FLASH_SR_BSY_Msk (0x1UL << FLASH_SR_BSY_Pos) FLASH_SR_BSY FLASH_SR_BSY_Msk FLASH_SR_EOP_Pos (1U) FLASH_SR_EOP_Msk (0x1UL << FLASH_SR_EOP_Pos) FLASH_SR_EOP FLASH_SR_EOP_Msk FLASH_SR_HVOFF_Pos (2U) FLASH_SR_HVOFF_Msk (0x1UL << FLASH_SR_HVOFF_Pos) FLASH_SR_HVOFF FLASH_SR_HVOFF_Msk FLASH_SR_READY_Pos (3U) FLASH_SR_READY_Msk (0x1UL << FLASH_SR_READY_Pos) FLASH_SR_READY FLASH_SR_READY_Msk FLASH_SR_WRPERR_Pos (8U) ¡FLASH_SR_WRPERR_Msk (0x1UL << FLASH_SR_WRPERR_Pos) ¢FLASH_SR_WRPERR FLASH_SR_WRPERR_Msk £FLASH_SR_PGAERR_Pos (9U) ¤FLASH_SR_PGAERR_Msk (0x1UL << FLASH_SR_PGAERR_Pos) ¥FLASH_SR_PGAERR FLASH_SR_PGAERR_Msk ¦FLASH_SR_SIZERR_Pos (10U) §FLASH_SR_SIZERR_Msk (0x1UL << FLASH_SR_SIZERR_Pos) ¨FLASH_SR_SIZERR FLASH_SR_SIZERR_Msk ©FLASH_SR_OPTVERR_Pos (11U) ªFLASH_SR_OPTVERR_Msk (0x1UL << FLASH_SR_OPTVERR_Pos) «FLASH_SR_OPTVERR FLASH_SR_OPTVERR_Msk ¬FLASH_SR_RDERR_Pos (13U) FLASH_SR_RDERR_Msk (0x1UL << FLASH_SR_RDERR_Pos) ®FLASH_SR_RDERR FLASH_SR_RDERR_Msk ¯FLASH_SR_NOTZEROERR_Pos (16U) °FLASH_SR_NOTZEROERR_Msk (0x1UL << FLASH_SR_NOTZEROERR_Pos) ±FLASH_SR_NOTZEROERR FLASH_SR_NOTZEROERR_Msk ²FLASH_SR_FWWERR_Pos (17U) ³FLASH_SR_FWWERR_Msk (0x1UL << FLASH_SR_FWWERR_Pos) ´FLASH_SR_FWWERR FLASH_SR_FWWERR_Msk ·FLASH_SR_FWWER FLASH_SR_FWWERR ¸FLASH_SR_ENHV FLASH_SR_HVOFF ¹FLASH_SR_ENDHV FLASH_SR_HVOFF ¼FLASH_OPTR_RDPROT_Pos (0U) ½FLASH_OPTR_RDPROT_Msk (0xFFUL << FLASH_OPTR_RDPROT_Pos) ¾FLASH_OPTR_RDPROT FLASH_OPTR_RDPROT_Msk ¿FLASH_OPTR_WPRMOD_Pos (8U) ÀFLASH_OPTR_WPRMOD_Msk (0x1UL << FLASH_OPTR_WPRMOD_Pos) ÁFLASH_OPTR_WPRMOD FLASH_OPTR_WPRMOD_Msk ÂFLASH_OPTR_BOR_LEV_Pos (16U) ÃFLASH_OPTR_BOR_LEV_Msk (0xFUL << FLASH_OPTR_BOR_LEV_Pos) ÄFLASH_OPTR_BOR_LEV FLASH_OPTR_BOR_LEV_Msk ÅFLASH_OPTR_IWDG_SW_Pos (20U) ÆFLASH_OPTR_IWDG_SW_Msk (0x1UL << FLASH_OPTR_IWDG_SW_Pos) ÇFLASH_OPTR_IWDG_SW FLASH_OPTR_IWDG_SW_Msk ÈFLASH_OPTR_nRST_STOP_Pos (21U) ÉFLASH_OPTR_nRST_STOP_Msk (0x1UL << FLASH_OPTR_nRST_STOP_Pos) ÊFLASH_OPTR_nRST_STOP FLASH_OPTR_nRST_STOP_Msk ËFLASH_OPTR_nRST_STDBY_Pos (22U) ÌFLASH_OPTR_nRST_STDBY_Msk (0x1UL << FLASH_OPTR_nRST_STDBY_Pos) ÍFLASH_OPTR_nRST_STDBY FLASH_OPTR_nRST_STDBY_Msk ÎFLASH_OPTR_BFB2_Pos (23U) ÏFLASH_OPTR_BFB2_Msk (0x1UL << FLASH_OPTR_BFB2_Pos) ÐFLASH_OPTR_BFB2 FLASH_OPTR_BFB2_Msk ÑFLASH_OPTR_USER_Pos (20U) ÒFLASH_OPTR_USER_Msk (0x7UL << FLASH_OPTR_USER_Pos) ÓFLASH_OPTR_USER FLASH_OPTR_USER_Msk ÔFLASH_OPTR_BOOT1_Pos (31U) ÕFLASH_OPTR_BOOT1_Msk (0x1UL << FLASH_OPTR_BOOT1_Pos) ÖFLASH_OPTR_BOOT1 FLASH_OPTR_BOOT1_Msk ÙFLASH_WRPR_WRP_Pos (0U) ÚFLASH_WRPR_WRP_Msk (0xFFFFUL << FLASH_WRPR_WRP_Pos) ÛFLASH_WRPR_WRP FLASH_WRPR_WRP_Msk ãGPIO_MODER_MODE0_Pos (0U) äGPIO_MODER_MODE0_Msk (0x3UL << GPIO_MODER_MODE0_Pos) åGPIO_MODER_MODE0 GPIO_MODER_MODE0_Msk æGPIO_MODER_MODE0_0 (0x1UL << GPIO_MODER_MODE0_Pos) çGPIO_MODER_MODE0_1 (0x2UL << GPIO_MODER_MODE0_Pos) èGPIO_MODER_MODE1_Pos (2U) éGPIO_MODER_MODE1_Msk (0x3UL << GPIO_MODER_MODE1_Pos) êGPIO_MODER_MODE1 GPIO_MODER_MODE1_Msk ëGPIO_MODER_MODE1_0 (0x1UL << GPIO_MODER_MODE1_Pos) ìGPIO_MODER_MODE1_1 (0x2UL << GPIO_MODER_MODE1_Pos) íGPIO_MODER_MODE2_Pos (4U) îGPIO_MODER_MODE2_Msk (0x3UL << GPIO_MODER_MODE2_Pos) ïGPIO_MODER_MODE2 GPIO_MODER_MODE2_Msk ðGPIO_MODER_MODE2_0 (0x1UL << GPIO_MODER_MODE2_Pos) ñGPIO_MODER_MODE2_1 (0x2UL << GPIO_MODER_MODE2_Pos) òGPIO_MODER_MODE3_Pos (6U) óGPIO_MODER_MODE3_Msk (0x3UL << GPIO_MODER_MODE3_Pos) ôGPIO_MODER_MODE3 GPIO_MODER_MODE3_Msk õGPIO_MODER_MODE3_0 (0x1UL << GPIO_MODER_MODE3_Pos) öGPIO_MODER_MODE3_1 (0x2UL << GPIO_MODER_MODE3_Pos) ÷GPIO_MODER_MODE4_Pos (8U) øGPIO_MODER_MODE4_Msk (0x3UL << GPIO_MODER_MODE4_Pos) ùGPIO_MODER_MODE4 GPIO_MODER_MODE4_Msk úGPIO_MODER_MODE4_0 (0x1UL << GPIO_MODER_MODE4_Pos) ûGPIO_MODER_MODE4_1 (0x2UL << GPIO_MODER_MODE4_Pos) üGPIO_MODER_MODE5_Pos (10U) ýGPIO_MODER_MODE5_Msk (0x3UL << GPIO_MODER_MODE5_Pos) þGPIO_MODER_MODE5 GPIO_MODER_MODE5_Msk ÿGPIO_MODER_MODE5_0 (0x1UL << GPIO_MODER_MODE5_Pos) GPIO_MODER_MODE5_1 (0x2UL << GPIO_MODER_MODE5_Pos) GPIO_MODER_MODE6_Pos (12U) GPIO_MODER_MODE6_Msk (0x3UL << GPIO_MODER_MODE6_Pos) GPIO_MODER_MODE6 GPIO_MODER_MODE6_Msk GPIO_MODER_MODE6_0 (0x1UL << GPIO_MODER_MODE6_Pos)
GPIO_MODER_MODE6_1 (0x2UL << GPIO_MODER_MODE6_Pos) GPIO_MODER_MODE7_Pos (14U) GPIO_MODER_MODE7_Msk (0x3UL << GPIO_MODER_MODE7_Pos) GPIO_MODER_MODE7 GPIO_MODER_MODE7_Msk GPIO_MODER_MODE7_0 (0x1UL << GPIO_MODER_MODE7_Pos) GPIO_MODER_MODE7_1 (0x2UL << GPIO_MODER_MODE7_Pos) GPIO_MODER_MODE8_Pos (16U) GPIO_MODER_MODE8_Msk (0x3UL << GPIO_MODER_MODE8_Pos) GPIO_MODER_MODE8 GPIO_MODER_MODE8_Msk GPIO_MODER_MODE8_0 (0x1UL << GPIO_MODER_MODE8_Pos) GPIO_MODER_MODE8_1 (0x2UL << GPIO_MODER_MODE8_Pos) GPIO_MODER_MODE9_Pos (18U) GPIO_MODER_MODE9_Msk (0x3UL << GPIO_MODER_MODE9_Pos) GPIO_MODER_MODE9 GPIO_MODER_MODE9_Msk GPIO_MODER_MODE9_0 (0x1UL << GPIO_MODER_MODE9_Pos) GPIO_MODER_MODE9_1 (0x2UL << GPIO_MODER_MODE9_Pos) GPIO_MODER_MODE10_Pos (20U) GPIO_MODER_MODE10_Msk (0x3UL << GPIO_MODER_MODE10_Pos) GPIO_MODER_MODE10 GPIO_MODER_MODE10_Msk GPIO_MODER_MODE10_0 (0x1UL << GPIO_MODER_MODE10_Pos) GPIO_MODER_MODE10_1 (0x2UL << GPIO_MODER_MODE10_Pos) GPIO_MODER_MODE11_Pos (22U) GPIO_MODER_MODE11_Msk (0x3UL << GPIO_MODER_MODE11_Pos) GPIO_MODER_MODE11 GPIO_MODER_MODE11_Msk GPIO_MODER_MODE11_0 (0x1UL << GPIO_MODER_MODE11_Pos) GPIO_MODER_MODE11_1 (0x2UL << GPIO_MODER_MODE11_Pos) GPIO_MODER_MODE12_Pos (24U) GPIO_MODER_MODE12_Msk (0x3UL << GPIO_MODER_MODE12_Pos) ¡GPIO_MODER_MODE12 GPIO_MODER_MODE12_Msk ¢GPIO_MODER_MODE12_0 (0x1UL << GPIO_MODER_MODE12_Pos) £GPIO_MODER_MODE12_1 (0x2UL << GPIO_MODER_MODE12_Pos) ¤GPIO_MODER_MODE13_Pos (26U) ¥GPIO_MODER_MODE13_Msk (0x3UL << GPIO_MODER_MODE13_Pos) ¦GPIO_MODER_MODE13 GPIO_MODER_MODE13_Msk §GPIO_MODER_MODE13_0 (0x1UL << GPIO_MODER_MODE13_Pos) ¨GPIO_MODER_MODE13_1 (0x2UL << GPIO_MODER_MODE13_Pos) ©GPIO_MODER_MODE14_Pos (28U) ªGPIO_MODER_MODE14_Msk (0x3UL << GPIO_MODER_MODE14_Pos) «GPIO_MODER_MODE14 GPIO_MODER_MODE14_Msk ¬GPIO_MODER_MODE14_0 (0x1UL << GPIO_MODER_MODE14_Pos) GPIO_MODER_MODE14_1 (0x2UL << GPIO_MODER_MODE14_Pos) ®GPIO_MODER_MODE15_Pos (30U) ¯GPIO_MODER_MODE15_Msk (0x3UL << GPIO_MODER_MODE15_Pos) °GPIO_MODER_MODE15 GPIO_MODER_MODE15_Msk ±GPIO_MODER_MODE15_0 (0x1UL << GPIO_MODER_MODE15_Pos) ²GPIO_MODER_MODE15_1 (0x2UL << GPIO_MODER_MODE15_Pos) µGPIO_OTYPER_OT_0 (0x00000001U) ¶GPIO_OTYPER_OT_1 (0x00000002U) ·GPIO_OTYPER_OT_2 (0x00000004U) ¸GPIO_OTYPER_OT_3 (0x00000008U) ¹GPIO_OTYPER_OT_4 (0x00000010U) ºGPIO_OTYPER_OT_5 (0x00000020U) »GPIO_OTYPER_OT_6 (0x00000040U) ¼GPIO_OTYPER_OT_7 (0x00000080U) ½GPIO_OTYPER_OT_8 (0x00000100U) ¾GPIO_OTYPER_OT_9 (0x00000200U) ¿GPIO_OTYPER_OT_10 (0x00000400U) ÀGPIO_OTYPER_OT_11 (0x00000800U) ÁGPIO_OTYPER_OT_12 (0x00001000U) ÂGPIO_OTYPER_OT_13 (0x00002000U) ÃGPIO_OTYPER_OT_14 (0x00004000U) ÄGPIO_OTYPER_OT_15 (0x00008000U) ÇGPIO_OSPEEDER_OSPEED0_Pos (0U) ÈGPIO_OSPEEDER_OSPEED0_Msk (0x3UL << GPIO_OSPEEDER_OSPEED0_Pos) ÉGPIO_OSPEEDER_OSPEED0 GPIO_OSPEEDER_OSPEED0_Msk ÊGPIO_OSPEEDER_OSPEED0_0 (0x1UL << GPIO_OSPEEDER_OSPEED0_Pos) ËGPIO_OSPEEDER_OSPEED0_1 (0x2UL << GPIO_OSPEEDER_OSPEED0_Pos) ÌGPIO_OSPEEDER_OSPEED1_Pos (2U) ÍGPIO_OSPEEDER_OSPEED1_Msk (0x3UL << GPIO_OSPEEDER_OSPEED1_Pos) ÎGPIO_OSPEEDER_OSPEED1 GPIO_OSPEEDER_OSPEED1_Msk ÏGPIO_OSPEEDER_OSPEED1_0 (0x1UL << GPIO_OSPEEDER_OSPEED1_Pos) ÐGPIO_OSPEEDER_OSPEED1_1 (0x2UL << GPIO_OSPEEDER_OSPEED1_Pos) ÑGPIO_OSPEEDER_OSPEED2_Pos (4U) ÒGPIO_OSPEEDER_OSPEED2_Msk (0x3UL << GPIO_OSPEEDER_OSPEED2_Pos) ÓGPIO_OSPEEDER_OSPEED2 GPIO_OSPEEDER_OSPEED2_Msk ÔGPIO_OSPEEDER_OSPEED2_0 (0x1UL << GPIO_OSPEEDER_OSPEED2_Pos) ÕGPIO_OSPEEDER_OSPEED2_1 (0x2UL << GPIO_OSPEEDER_OSPEED2_Pos) ÖGPIO_OSPEEDER_OSPEED3_Pos (6U) ×GPIO_OSPEEDER_OSPEED3_Msk (0x3UL << GPIO_OSPEEDER_OSPEED3_Pos) ØGPIO_OSPEEDER_OSPEED3 GPIO_OSPEEDER_OSPEED3_Msk ÙGPIO_OSPEEDER_OSPEED3_0 (0x1UL << GPIO_OSPEEDER_OSPEED3_Pos) ÚGPIO_OSPEEDER_OSPEED3_1 (0x2UL << GPIO_OSPEEDER_OSPEED3_Pos) ÛGPIO_OSPEEDER_OSPEED4_Pos (8U) ÜGPIO_OSPEEDER_OSPEED4_Msk (0x3UL << GPIO_OSPEEDER_OSPEED4_Pos) ÝGPIO_OSPEEDER_OSPEED4 GPIO_OSPEEDER_OSPEED4_Msk ÞGPIO_OSPEEDER_OSPEED4_0 (0x1UL << GPIO_OSPEEDER_OSPEED4_Pos) ßGPIO_OSPEEDER_OSPEED4_1 (0x2UL << GPIO_OSPEEDER_OSPEED4_Pos) àGPIO_OSPEEDER_OSPEED5_Pos (10U) áGPIO_OSPEEDER_OSPEED5_Msk (0x3UL << GPIO_OSPEEDER_OSPEED5_Pos) âGPIO_OSPEEDER_OSPEED5 GPIO_OSPEEDER_OSPEED5_Msk ãGPIO_OSPEEDER_OSPEED5_0 (0x1UL << GPIO_OSPEEDER_OSPEED5_Pos) äGPIO_OSPEEDER_OSPEED5_1 (0x2UL << GPIO_OSPEEDER_OSPEED5_Pos) åGPIO_OSPEEDER_OSPEED6_Pos (12U) æGPIO_OSPEEDER_OSPEED6_Msk (0x3UL << GPIO_OSPEEDER_OSPEED6_Pos) çGPIO_OSPEEDER_OSPEED6 GPIO_OSPEEDER_OSPEED6_Msk èGPIO_OSPEEDER_OSPEED6_0 (0x1UL << GPIO_OSPEEDER_OSPEED6_Pos) éGPIO_OSPEEDER_OSPEED6_1 (0x2UL << GPIO_OSPEEDER_OSPEED6_Pos) êGPIO_OSPEEDER_OSPEED7_Pos (14U) ëGPIO_OSPEEDER_OSPEED7_Msk (0x3UL << GPIO_OSPEEDER_OSPEED7_Pos) ìGPIO_OSPEEDER_OSPEED7 GPIO_OSPEEDER_OSPEED7_Msk íGPIO_OSPEEDER_OSPEED7_0 (0x1UL << GPIO_OSPEEDER_OSPEED7_Pos) îGPIO_OSPEEDER_OSPEED7_1 (0x2UL << GPIO_OSPEEDER_OSPEED7_Pos) ïGPIO_OSPEEDER_OSPEED8_Pos (16U) ðGPIO_OSPEEDER_OSPEED8_Msk (0x3UL << GPIO_OSPEEDER_OSPEED8_Pos) ñGPIO_OSPEEDER_OSPEED8 GPIO_OSPEEDER_OSPEED8_Msk òGPIO_OSPEEDER_OSPEED8_0 (0x1UL << GPIO_OSPEEDER_OSPEED8_Pos) óGPIO_OSPEEDER_OSPEED8_1 (0x2UL << GPIO_OSPEEDER_OSPEED8_Pos) ôGPIO_OSPEEDER_OSPEED9_Pos (18U) õGPIO_OSPEEDER_OSPEED9_Msk (0x3UL << GPIO_OSPEEDER_OSPEED9_Pos) öGPIO_OSPEEDER_OSPEED9 GPIO_OSPEEDER_OSPEED9_Msk ÷GPIO_OSPEEDER_OSPEED9_0 (0x1UL << GPIO_OSPEEDER_OSPEED9_Pos) øGPIO_OSPEEDER_OSPEED9_1 (0x2UL << GPIO_OSPEEDER_OSPEED9_Pos) ùGPIO_OSPEEDER_OSPEED10_Pos (20U) úGPIO_OSPEEDER_OSPEED10_Msk (0x3UL << GPIO_OSPEEDER_OSPEED10_Pos) ûGPIO_OSPEEDER_OSPEED10 GPIO_OSPEEDER_OSPEED10_Msk üGPIO_OSPEEDER_OSPEED10_0 (0x1UL << GPIO_OSPEEDER_OSPEED10_Pos) ýGPIO_OSPEEDER_OSPEED10_1 (0x2UL << GPIO_OSPEEDER_OSPEED10_Pos) þGPIO_OSPEEDER_OSPEED11_Pos (22U) ÿGPIO_OSPEEDER_OSPEED11_Msk (0x3UL << GPIO_OSPEEDER_OSPEED11_Pos) GPIO_OSPEEDER_OSPEED11 GPIO_OSPEEDER_OSPEED11_Msk GPIO_OSPEEDER_OSPEED11_0 (0x1UL << GPIO_OSPEEDER_OSPEED11_Pos) GPIO_OSPEEDER_OSPEED11_1 (0x2UL << GPIO_OSPEEDER_OSPEED11_Pos) GPIO_OSPEEDER_OSPEED12_Pos (24U) GPIO_OSPEEDER_OSPEED12_Msk (0x3UL << GPIO_OSPEEDER_OSPEED12_Pos)
GPIO_OSPEEDER_OSPEED12 GPIO_OSPEEDER_OSPEED12_Msk GPIO_OSPEEDER_OSPEED12_0 (0x1UL << GPIO_OSPEEDER_OSPEED12_Pos) GPIO_OSPEEDER_OSPEED12_1 (0x2UL << GPIO_OSPEEDER_OSPEED12_Pos) GPIO_OSPEEDER_OSPEED13_Pos (26U) GPIO_OSPEEDER_OSPEED13_Msk (0x3UL << GPIO_OSPEEDER_OSPEED13_Pos) GPIO_OSPEEDER_OSPEED13 GPIO_OSPEEDER_OSPEED13_Msk GPIO_OSPEEDER_OSPEED13_0 (0x1UL << GPIO_OSPEEDER_OSPEED13_Pos) GPIO_OSPEEDER_OSPEED13_1 (0x2UL << GPIO_OSPEEDER_OSPEED13_Pos) GPIO_OSPEEDER_OSPEED14_Pos (28U) GPIO_OSPEEDER_OSPEED14_Msk (0x3UL << GPIO_OSPEEDER_OSPEED14_Pos) GPIO_OSPEEDER_OSPEED14 GPIO_OSPEEDER_OSPEED14_Msk GPIO_OSPEEDER_OSPEED14_0 (0x1UL << GPIO_OSPEEDER_OSPEED14_Pos) GPIO_OSPEEDER_OSPEED14_1 (0x2UL << GPIO_OSPEEDER_OSPEED14_Pos) GPIO_OSPEEDER_OSPEED15_Pos (30U) GPIO_OSPEEDER_OSPEED15_Msk (0x3UL << GPIO_OSPEEDER_OSPEED15_Pos) GPIO_OSPEEDER_OSPEED15 GPIO_OSPEEDER_OSPEED15_Msk GPIO_OSPEEDER_OSPEED15_0 (0x1UL << GPIO_OSPEEDER_OSPEED15_Pos) GPIO_OSPEEDER_OSPEED15_1 (0x2UL << GPIO_OSPEEDER_OSPEED15_Pos) GPIO_PUPDR_PUPD0_Pos (0U) GPIO_PUPDR_PUPD0_Msk (0x3UL << GPIO_PUPDR_PUPD0_Pos) GPIO_PUPDR_PUPD0 GPIO_PUPDR_PUPD0_Msk GPIO_PUPDR_PUPD0_0 (0x1UL << GPIO_PUPDR_PUPD0_Pos) GPIO_PUPDR_PUPD0_1 (0x2UL << GPIO_PUPDR_PUPD0_Pos) GPIO_PUPDR_PUPD1_Pos (2U) GPIO_PUPDR_PUPD1_Msk (0x3UL << GPIO_PUPDR_PUPD1_Pos) GPIO_PUPDR_PUPD1 GPIO_PUPDR_PUPD1_Msk ¡GPIO_PUPDR_PUPD1_0 (0x1UL << GPIO_PUPDR_PUPD1_Pos) ¢GPIO_PUPDR_PUPD1_1 (0x2UL << GPIO_PUPDR_PUPD1_Pos) £GPIO_PUPDR_PUPD2_Pos (4U) ¤GPIO_PUPDR_PUPD2_Msk (0x3UL << GPIO_PUPDR_PUPD2_Pos) ¥GPIO_PUPDR_PUPD2 GPIO_PUPDR_PUPD2_Msk ¦GPIO_PUPDR_PUPD2_0 (0x1UL << GPIO_PUPDR_PUPD2_Pos) §GPIO_PUPDR_PUPD2_1 (0x2UL << GPIO_PUPDR_PUPD2_Pos) ¨GPIO_PUPDR_PUPD3_Pos (6U) ©GPIO_PUPDR_PUPD3_Msk (0x3UL << GPIO_PUPDR_PUPD3_Pos) ªGPIO_PUPDR_PUPD3 GPIO_PUPDR_PUPD3_Msk «GPIO_PUPDR_PUPD3_0 (0x1UL << GPIO_PUPDR_PUPD3_Pos) ¬GPIO_PUPDR_PUPD3_1 (0x2UL << GPIO_PUPDR_PUPD3_Pos) GPIO_PUPDR_PUPD4_Pos (8U) ®GPIO_PUPDR_PUPD4_Msk (0x3UL << GPIO_PUPDR_PUPD4_Pos) ¯GPIO_PUPDR_PUPD4 GPIO_PUPDR_PUPD4_Msk °GPIO_PUPDR_PUPD4_0 (0x1UL << GPIO_PUPDR_PUPD4_Pos) ±GPIO_PUPDR_PUPD4_1 (0x2UL << GPIO_PUPDR_PUPD4_Pos) ²GPIO_PUPDR_PUPD5_Pos (10U) ³GPIO_PUPDR_PUPD5_Msk (0x3UL << GPIO_PUPDR_PUPD5_Pos) ´GPIO_PUPDR_PUPD5 GPIO_PUPDR_PUPD5_Msk µGPIO_PUPDR_PUPD5_0 (0x1UL << GPIO_PUPDR_PUPD5_Pos) ¶GPIO_PUPDR_PUPD5_1 (0x2UL << GPIO_PUPDR_PUPD5_Pos) ·GPIO_PUPDR_PUPD6_Pos (12U) ¸GPIO_PUPDR_PUPD6_Msk (0x3UL << GPIO_PUPDR_PUPD6_Pos) ¹GPIO_PUPDR_PUPD6 GPIO_PUPDR_PUPD6_Msk ºGPIO_PUPDR_PUPD6_0 (0x1UL << GPIO_PUPDR_PUPD6_Pos) »GPIO_PUPDR_PUPD6_1 (0x2UL << GPIO_PUPDR_PUPD6_Pos) ¼GPIO_PUPDR_PUPD7_Pos (14U) ½GPIO_PUPDR_PUPD7_Msk (0x3UL << GPIO_PUPDR_PUPD7_Pos) ¾GPIO_PUPDR_PUPD7 GPIO_PUPDR_PUPD7_Msk ¿GPIO_PUPDR_PUPD7_0 (0x1UL << GPIO_PUPDR_PUPD7_Pos) ÀGPIO_PUPDR_PUPD7_1 (0x2UL << GPIO_PUPDR_PUPD7_Pos) ÁGPIO_PUPDR_PUPD8_Pos (16U) ÂGPIO_PUPDR_PUPD8_Msk (0x3UL << GPIO_PUPDR_PUPD8_Pos) ÃGPIO_PUPDR_PUPD8 GPIO_PUPDR_PUPD8_Msk ÄGPIO_PUPDR_PUPD8_0 (0x1UL << GPIO_PUPDR_PUPD8_Pos) ÅGPIO_PUPDR_PUPD8_1 (0x2UL << GPIO_PUPDR_PUPD8_Pos) ÆGPIO_PUPDR_PUPD9_Pos (18U) ÇGPIO_PUPDR_PUPD9_Msk (0x3UL << GPIO_PUPDR_PUPD9_Pos) ÈGPIO_PUPDR_PUPD9 GPIO_PUPDR_PUPD9_Msk ÉGPIO_PUPDR_PUPD9_0 (0x1UL << GPIO_PUPDR_PUPD9_Pos) ÊGPIO_PUPDR_PUPD9_1 (0x2UL << GPIO_PUPDR_PUPD9_Pos) ËGPIO_PUPDR_PUPD10_Pos (20U) ÌGPIO_PUPDR_PUPD10_Msk (0x3UL << GPIO_PUPDR_PUPD10_Pos) ÍGPIO_PUPDR_PUPD10 GPIO_PUPDR_PUPD10_Msk ÎGPIO_PUPDR_PUPD10_0 (0x1UL << GPIO_PUPDR_PUPD10_Pos) ÏGPIO_PUPDR_PUPD10_1 (0x2UL << GPIO_PUPDR_PUPD10_Pos) ÐGPIO_PUPDR_PUPD11_Pos (22U) ÑGPIO_PUPDR_PUPD11_Msk (0x3UL << GPIO_PUPDR_PUPD11_Pos) ÒGPIO_PUPDR_PUPD11 GPIO_PUPDR_PUPD11_Msk ÓGPIO_PUPDR_PUPD11_0 (0x1UL << GPIO_PUPDR_PUPD11_Pos) ÔGPIO_PUPDR_PUPD11_1 (0x2UL << GPIO_PUPDR_PUPD11_Pos) ÕGPIO_PUPDR_PUPD12_Pos (24U) ÖGPIO_PUPDR_PUPD12_Msk (0x3UL << GPIO_PUPDR_PUPD12_Pos) ×GPIO_PUPDR_PUPD12 GPIO_PUPDR_PUPD12_Msk ØGPIO_PUPDR_PUPD12_0 (0x1UL << GPIO_PUPDR_PUPD12_Pos) ÙGPIO_PUPDR_PUPD12_1 (0x2UL << GPIO_PUPDR_PUPD12_Pos) ÚGPIO_PUPDR_PUPD13_Pos (26U) ÛGPIO_PUPDR_PUPD13_Msk (0x3UL << GPIO_PUPDR_PUPD13_Pos) ÜGPIO_PUPDR_PUPD13 GPIO_PUPDR_PUPD13_Msk ÝGPIO_PUPDR_PUPD13_0 (0x1UL << GPIO_PUPDR_PUPD13_Pos) ÞGPIO_PUPDR_PUPD13_1 (0x2UL << GPIO_PUPDR_PUPD13_Pos) ßGPIO_PUPDR_PUPD14_Pos (28U) àGPIO_PUPDR_PUPD14_Msk (0x3UL << GPIO_PUPDR_PUPD14_Pos) áGPIO_PUPDR_PUPD14 GPIO_PUPDR_PUPD14_Msk âGPIO_PUPDR_PUPD14_0 (0x1UL << GPIO_PUPDR_PUPD14_Pos) ãGPIO_PUPDR_PUPD14_1 (0x2UL << GPIO_PUPDR_PUPD14_Pos) äGPIO_PUPDR_PUPD15_Pos (30U) åGPIO_PUPDR_PUPD15_Msk (0x3UL << GPIO_PUPDR_PUPD15_Pos) æGPIO_PUPDR_PUPD15 GPIO_PUPDR_PUPD15_Msk çGPIO_PUPDR_PUPD15_0 (0x1UL << GPIO_PUPDR_PUPD15_Pos) èGPIO_PUPDR_PUPD15_1 (0x2UL << GPIO_PUPDR_PUPD15_Pos) ëGPIO_IDR_ID0_Pos (0U) ìGPIO_IDR_ID0_Msk (0x1UL << GPIO_IDR_ID0_Pos) íGPIO_IDR_ID0 GPIO_IDR_ID0_Msk îGPIO_IDR_ID1_Pos (1U) ïGPIO_IDR_ID1_Msk (0x1UL << GPIO_IDR_ID1_Pos) ðGPIO_IDR_ID1 GPIO_IDR_ID1_Msk ñGPIO_IDR_ID2_Pos (2U) òGPIO_IDR_ID2_Msk (0x1UL << GPIO_IDR_ID2_Pos) óGPIO_IDR_ID2 GPIO_IDR_ID2_Msk ôGPIO_IDR_ID3_Pos (3U) õGPIO_IDR_ID3_Msk (0x1UL << GPIO_IDR_ID3_Pos) öGPIO_IDR_ID3 GPIO_IDR_ID3_Msk ÷GPIO_IDR_ID4_Pos (4U) øGPIO_IDR_ID4_Msk (0x1UL << GPIO_IDR_ID4_Pos) ùGPIO_IDR_ID4 GPIO_IDR_ID4_Msk úGPIO_IDR_ID5_Pos (5U) ûGPIO_IDR_ID5_Msk (0x1UL << GPIO_IDR_ID5_Pos) üGPIO_IDR_ID5 GPIO_IDR_ID5_Msk ýGPIO_IDR_ID6_Pos (6U) þGPIO_IDR_ID6_Msk (0x1UL << GPIO_IDR_ID6_Pos) ÿGPIO_IDR_ID6 GPIO_IDR_ID6_Msk GPIO_IDR_ID7_Pos (7U) GPIO_IDR_ID7_Msk (0x1UL << GPIO_IDR_ID7_Pos) GPIO_IDR_ID7 GPIO_IDR_ID7_Msk GPIO_IDR_ID8_Pos (8U) GPIO_IDR_ID8_Msk (0x1UL << GPIO_IDR_ID8_Pos)
GPIO_IDR_ID8 GPIO_IDR_ID8_Msk GPIO_IDR_ID9_Pos (9U) GPIO_IDR_ID9_Msk (0x1UL << GPIO_IDR_ID9_Pos) GPIO_IDR_ID9 GPIO_IDR_ID9_Msk GPIO_IDR_ID10_Pos (10U) GPIO_IDR_ID10_Msk (0x1UL << GPIO_IDR_ID10_Pos) GPIO_IDR_ID10 GPIO_IDR_ID10_Msk GPIO_IDR_ID11_Pos (11U) GPIO_IDR_ID11_Msk (0x1UL << GPIO_IDR_ID11_Pos) GPIO_IDR_ID11 GPIO_IDR_ID11_Msk GPIO_IDR_ID12_Pos (12U) GPIO_IDR_ID12_Msk (0x1UL << GPIO_IDR_ID12_Pos) GPIO_IDR_ID12 GPIO_IDR_ID12_Msk GPIO_IDR_ID13_Pos (13U) GPIO_IDR_ID13_Msk (0x1UL << GPIO_IDR_ID13_Pos) GPIO_IDR_ID13 GPIO_IDR_ID13_Msk GPIO_IDR_ID14_Pos (14U) GPIO_IDR_ID14_Msk (0x1UL << GPIO_IDR_ID14_Pos) GPIO_IDR_ID14 GPIO_IDR_ID14_Msk GPIO_IDR_ID15_Pos (15U) GPIO_IDR_ID15_Msk (0x1UL << GPIO_IDR_ID15_Pos) GPIO_IDR_ID15 GPIO_IDR_ID15_Msk GPIO_ODR_OD0_Pos (0U) GPIO_ODR_OD0_Msk (0x1UL << GPIO_ODR_OD0_Pos) GPIO_ODR_OD0 GPIO_ODR_OD0_Msk GPIO_ODR_OD1_Pos (1U) ¡GPIO_ODR_OD1_Msk (0x1UL << GPIO_ODR_OD1_Pos) ¢GPIO_ODR_OD1 GPIO_ODR_OD1_Msk £GPIO_ODR_OD2_Pos (2U) ¤GPIO_ODR_OD2_Msk (0x1UL << GPIO_ODR_OD2_Pos) ¥GPIO_ODR_OD2 GPIO_ODR_OD2_Msk ¦GPIO_ODR_OD3_Pos (3U) §GPIO_ODR_OD3_Msk (0x1UL << GPIO_ODR_OD3_Pos) ¨GPIO_ODR_OD3 GPIO_ODR_OD3_Msk ©GPIO_ODR_OD4_Pos (4U) ªGPIO_ODR_OD4_Msk (0x1UL << GPIO_ODR_OD4_Pos) «GPIO_ODR_OD4 GPIO_ODR_OD4_Msk ¬GPIO_ODR_OD5_Pos (5U) GPIO_ODR_OD5_Msk (0x1UL << GPIO_ODR_OD5_Pos) ®GPIO_ODR_OD5 GPIO_ODR_OD5_Msk ¯GPIO_ODR_OD6_Pos (6U) °GPIO_ODR_OD6_Msk (0x1UL << GPIO_ODR_OD6_Pos) ±GPIO_ODR_OD6 GPIO_ODR_OD6_Msk ²GPIO_ODR_OD7_Pos (7U) ³GPIO_ODR_OD7_Msk (0x1UL << GPIO_ODR_OD7_Pos) ´GPIO_ODR_OD7 GPIO_ODR_OD7_Msk µGPIO_ODR_OD8_Pos (8U) ¶GPIO_ODR_OD8_Msk (0x1UL << GPIO_ODR_OD8_Pos) ·GPIO_ODR_OD8 GPIO_ODR_OD8_Msk ¸GPIO_ODR_OD9_Pos (9U) ¹GPIO_ODR_OD9_Msk (0x1UL << GPIO_ODR_OD9_Pos) ºGPIO_ODR_OD9 GPIO_ODR_OD9_Msk »GPIO_ODR_OD10_Pos (10U) ¼GPIO_ODR_OD10_Msk (0x1UL << GPIO_ODR_OD10_Pos) ½GPIO_ODR_OD10 GPIO_ODR_OD10_Msk ¾GPIO_ODR_OD11_Pos (11U) ¿GPIO_ODR_OD11_Msk (0x1UL << GPIO_ODR_OD11_Pos) ÀGPIO_ODR_OD11 GPIO_ODR_OD11_Msk ÁGPIO_ODR_OD12_Pos (12U) ÂGPIO_ODR_OD12_Msk (0x1UL << GPIO_ODR_OD12_Pos) ÃGPIO_ODR_OD12 GPIO_ODR_OD12_Msk ÄGPIO_ODR_OD13_Pos (13U) ÅGPIO_ODR_OD13_Msk (0x1UL << GPIO_ODR_OD13_Pos) ÆGPIO_ODR_OD13 GPIO_ODR_OD13_Msk ÇGPIO_ODR_OD14_Pos (14U) ÈGPIO_ODR_OD14_Msk (0x1UL << GPIO_ODR_OD14_Pos) ÉGPIO_ODR_OD14 GPIO_ODR_OD14_Msk ÊGPIO_ODR_OD15_Pos (15U) ËGPIO_ODR_OD15_Msk (0x1UL << GPIO_ODR_OD15_Pos) ÌGPIO_ODR_OD15 GPIO_ODR_OD15_Msk ÏGPIO_BSRR_BS_0 (0x00000001U) ÐGPIO_BSRR_BS_1 (0x00000002U) ÑGPIO_BSRR_BS_2 (0x00000004U) ÒGPIO_BSRR_BS_3 (0x00000008U) ÓGPIO_BSRR_BS_4 (0x00000010U) ÔGPIO_BSRR_BS_5 (0x00000020U) ÕGPIO_BSRR_BS_6 (0x00000040U) ÖGPIO_BSRR_BS_7 (0x00000080U) ×GPIO_BSRR_BS_8 (0x00000100U) ØGPIO_BSRR_BS_9 (0x00000200U) ÙGPIO_BSRR_BS_10 (0x00000400U) ÚGPIO_BSRR_BS_11 (0x00000800U) ÛGPIO_BSRR_BS_12 (0x00001000U) ÜGPIO_BSRR_BS_13 (0x00002000U) ÝGPIO_BSRR_BS_14 (0x00004000U) ÞGPIO_BSRR_BS_15 (0x00008000U) ßGPIO_BSRR_BR_0 (0x00010000U) àGPIO_BSRR_BR_1 (0x00020000U) áGPIO_BSRR_BR_2 (0x00040000U) âGPIO_BSRR_BR_3 (0x00080000U) ãGPIO_BSRR_BR_4 (0x00100000U) äGPIO_BSRR_BR_5 (0x00200000U) åGPIO_BSRR_BR_6 (0x00400000U) æGPIO_BSRR_BR_7 (0x00800000U) çGPIO_BSRR_BR_8 (0x01000000U) èGPIO_BSRR_BR_9 (0x02000000U) éGPIO_BSRR_BR_10 (0x04000000U) êGPIO_BSRR_BR_11 (0x08000000U) ëGPIO_BSRR_BR_12 (0x10000000U) ìGPIO_BSRR_BR_13 (0x20000000U) íGPIO_BSRR_BR_14 (0x40000000U) îGPIO_BSRR_BR_15 (0x80000000U) ñGPIO_LCKR_LCK0_Pos (0U) òGPIO_LCKR_LCK0_Msk (0x1UL << GPIO_LCKR_LCK0_Pos) óGPIO_LCKR_LCK0 GPIO_LCKR_LCK0_Msk ôGPIO_LCKR_LCK1_Pos (1U) õGPIO_LCKR_LCK1_Msk (0x1UL << GPIO_LCKR_LCK1_Pos) öGPIO_LCKR_LCK1 GPIO_LCKR_LCK1_Msk ÷GPIO_LCKR_LCK2_Pos (2U) øGPIO_LCKR_LCK2_Msk (0x1UL << GPIO_LCKR_LCK2_Pos) ùGPIO_LCKR_LCK2 GPIO_LCKR_LCK2_Msk úGPIO_LCKR_LCK3_Pos (3U) ûGPIO_LCKR_LCK3_Msk (0x1UL << GPIO_LCKR_LCK3_Pos) üGPIO_LCKR_LCK3 GPIO_LCKR_LCK3_Msk ýGPIO_LCKR_LCK4_Pos (4U) þGPIO_LCKR_LCK4_Msk (0x1UL << GPIO_LCKR_LCK4_Pos) ÿGPIO_LCKR_LCK4 GPIO_LCKR_LCK4_Msk GPIO_LCKR_LCK5_Pos (5U) GPIO_LCKR_LCK5_Msk (0x1UL << GPIO_LCKR_LCK5_Pos) GPIO_LCKR_LCK5 GPIO_LCKR_LCK5_Msk GPIO_LCKR_LCK6_Pos (6U) GPIO_LCKR_LCK6_Msk (0x1UL << GPIO_LCKR_LCK6_Pos)
GPIO_LCKR_LCK6 GPIO_LCKR_LCK6_Msk GPIO_LCKR_LCK7_Pos (7U) GPIO_LCKR_LCK7_Msk (0x1UL << GPIO_LCKR_LCK7_Pos) GPIO_LCKR_LCK7 GPIO_LCKR_LCK7_Msk GPIO_LCKR_LCK8_Pos (8U) GPIO_LCKR_LCK8_Msk (0x1UL << GPIO_LCKR_LCK8_Pos) GPIO_LCKR_LCK8 GPIO_LCKR_LCK8_Msk GPIO_LCKR_LCK9_Pos (9U) GPIO_LCKR_LCK9_Msk (0x1UL << GPIO_LCKR_LCK9_Pos) GPIO_LCKR_LCK9 GPIO_LCKR_LCK9_Msk GPIO_LCKR_LCK10_Pos (10U) GPIO_LCKR_LCK10_Msk (0x1UL << GPIO_LCKR_LCK10_Pos) GPIO_LCKR_LCK10 GPIO_LCKR_LCK10_Msk GPIO_LCKR_LCK11_Pos (11U) GPIO_LCKR_LCK11_Msk (0x1UL << GPIO_LCKR_LCK11_Pos) GPIO_LCKR_LCK11 GPIO_LCKR_LCK11_Msk GPIO_LCKR_LCK12_Pos (12U) GPIO_LCKR_LCK12_Msk (0x1UL << GPIO_LCKR_LCK12_Pos) GPIO_LCKR_LCK12 GPIO_LCKR_LCK12_Msk GPIO_LCKR_LCK13_Pos (13U) GPIO_LCKR_LCK13_Msk (0x1UL << GPIO_LCKR_LCK13_Pos) GPIO_LCKR_LCK13 GPIO_LCKR_LCK13_Msk GPIO_LCKR_LCK14_Pos (14U) GPIO_LCKR_LCK14_Msk (0x1UL << GPIO_LCKR_LCK14_Pos) GPIO_LCKR_LCK14 GPIO_LCKR_LCK14_Msk GPIO_LCKR_LCK15_Pos (15U) GPIO_LCKR_LCK15_Msk (0x1UL << GPIO_LCKR_LCK15_Pos) GPIO_LCKR_LCK15 GPIO_LCKR_LCK15_Msk ¡GPIO_LCKR_LCKK_Pos (16U) ¢GPIO_LCKR_LCKK_Msk (0x1UL << GPIO_LCKR_LCKK_Pos) £GPIO_LCKR_LCKK GPIO_LCKR_LCKK_Msk ¦GPIO_AFRL_AFSEL0_Pos (0U) §GPIO_AFRL_AFSEL0_Msk (0xFUL << GPIO_AFRL_AFSEL0_Pos) ¨GPIO_AFRL_AFSEL0 GPIO_AFRL_AFSEL0_Msk ©GPIO_AFRL_AFSEL1_Pos (4U) ªGPIO_AFRL_AFSEL1_Msk (0xFUL << GPIO_AFRL_AFSEL1_Pos) «GPIO_AFRL_AFSEL1 GPIO_AFRL_AFSEL1_Msk ¬GPIO_AFRL_AFSEL2_Pos (8U) GPIO_AFRL_AFSEL2_Msk (0xFUL << GPIO_AFRL_AFSEL2_Pos) ®GPIO_AFRL_AFSEL2 GPIO_AFRL_AFSEL2_Msk ¯GPIO_AFRL_AFSEL3_Pos (12U) °GPIO_AFRL_AFSEL3_Msk (0xFUL << GPIO_AFRL_AFSEL3_Pos) ±GPIO_AFRL_AFSEL3 GPIO_AFRL_AFSEL3_Msk ²GPIO_AFRL_AFSEL4_Pos (16U) ³GPIO_AFRL_AFSEL4_Msk (0xFUL << GPIO_AFRL_AFSEL4_Pos) ´GPIO_AFRL_AFSEL4 GPIO_AFRL_AFSEL4_Msk µGPIO_AFRL_AFSEL5_Pos (20U) ¶GPIO_AFRL_AFSEL5_Msk (0xFUL << GPIO_AFRL_AFSEL5_Pos) ·GPIO_AFRL_AFSEL5 GPIO_AFRL_AFSEL5_Msk ¸GPIO_AFRL_AFSEL6_Pos (24U) ¹GPIO_AFRL_AFSEL6_Msk (0xFUL << GPIO_AFRL_AFSEL6_Pos) ºGPIO_AFRL_AFSEL6 GPIO_AFRL_AFSEL6_Msk »GPIO_AFRL_AFSEL7_Pos (28U) ¼GPIO_AFRL_AFSEL7_Msk (0xFUL << GPIO_AFRL_AFSEL7_Pos) ½GPIO_AFRL_AFSEL7 GPIO_AFRL_AFSEL7_Msk ÀGPIO_AFRH_AFSEL8_Pos (0U) ÁGPIO_AFRH_AFSEL8_Msk (0xFUL << GPIO_AFRH_AFSEL8_Pos) ÂGPIO_AFRH_AFSEL8 GPIO_AFRH_AFSEL8_Msk ÃGPIO_AFRH_AFSEL9_Pos (4U) ÄGPIO_AFRH_AFSEL9_Msk (0xFUL << GPIO_AFRH_AFSEL9_Pos) ÅGPIO_AFRH_AFSEL9 GPIO_AFRH_AFSEL9_Msk ÆGPIO_AFRH_AFSEL10_Pos (8U) ÇGPIO_AFRH_AFSEL10_Msk (0xFUL << GPIO_AFRH_AFSEL10_Pos) ÈGPIO_AFRH_AFSEL10 GPIO_AFRH_AFSEL10_Msk ÉGPIO_AFRH_AFSEL11_Pos (12U) ÊGPIO_AFRH_AFSEL11_Msk (0xFUL << GPIO_AFRH_AFSEL11_Pos) ËGPIO_AFRH_AFSEL11 GPIO_AFRH_AFSEL11_Msk ÌGPIO_AFRH_AFSEL12_Pos (16U) ÍGPIO_AFRH_AFSEL12_Msk (0xFUL << GPIO_AFRH_AFSEL12_Pos) ÎGPIO_AFRH_AFSEL12 GPIO_AFRH_AFSEL12_Msk ÏGPIO_AFRH_AFSEL13_Pos (20U) ÐGPIO_AFRH_AFSEL13_Msk (0xFUL << GPIO_AFRH_AFSEL13_Pos) ÑGPIO_AFRH_AFSEL13 GPIO_AFRH_AFSEL13_Msk ÒGPIO_AFRH_AFSEL14_Pos (24U) ÓGPIO_AFRH_AFSEL14_Msk (0xFUL << GPIO_AFRH_AFSEL14_Pos) ÔGPIO_AFRH_AFSEL14 GPIO_AFRH_AFSEL14_Msk ÕGPIO_AFRH_AFSEL15_Pos (28U) ÖGPIO_AFRH_AFSEL15_Msk (0xFUL << GPIO_AFRH_AFSEL15_Pos) ×GPIO_AFRH_AFSEL15 GPIO_AFRH_AFSEL15_Msk ÚGPIO_BRR_BR_0 (0x00000001U) ÛGPIO_BRR_BR_1 (0x00000002U) ÜGPIO_BRR_BR_2 (0x00000004U) ÝGPIO_BRR_BR_3 (0x00000008U) ÞGPIO_BRR_BR_4 (0x00000010U) ßGPIO_BRR_BR_5 (0x00000020U) àGPIO_BRR_BR_6 (0x00000040U) áGPIO_BRR_BR_7 (0x00000080U) âGPIO_BRR_BR_8 (0x00000100U) ãGPIO_BRR_BR_9 (0x00000200U) äGPIO_BRR_BR_10 (0x00000400U) åGPIO_BRR_BR_11 (0x00000800U) æGPIO_BRR_BR_12 (0x00001000U) çGPIO_BRR_BR_13 (0x00002000U) èGPIO_BRR_BR_14 (0x00004000U) éGPIO_BRR_BR_15 (0x00008000U) òI2C_CR1_PE_Pos (0U) óI2C_CR1_PE_Msk (0x1UL << I2C_CR1_PE_Pos) ôI2C_CR1_PE I2C_CR1_PE_Msk õI2C_CR1_TXIE_Pos (1U) öI2C_CR1_TXIE_Msk (0x1UL << I2C_CR1_TXIE_Pos) ÷I2C_CR1_TXIE I2C_CR1_TXIE_Msk øI2C_CR1_RXIE_Pos (2U) ùI2C_CR1_RXIE_Msk (0x1UL << I2C_CR1_RXIE_Pos) úI2C_CR1_RXIE I2C_CR1_RXIE_Msk ûI2C_CR1_ADDRIE_Pos (3U) üI2C_CR1_ADDRIE_Msk (0x1UL << I2C_CR1_ADDRIE_Pos) ýI2C_CR1_ADDRIE I2C_CR1_ADDRIE_Msk þI2C_CR1_NACKIE_Pos (4U) ÿI2C_CR1_NACKIE_Msk (0x1UL << I2C_CR1_NACKIE_Pos) I2C_CR1_NACKIE I2C_CR1_NACKIE_Msk I2C_CR1_STOPIE_Pos (5U) I2C_CR1_STOPIE_Msk (0x1UL << I2C_CR1_STOPIE_Pos) I2C_CR1_STOPIE I2C_CR1_STOPIE_Msk I2C_CR1_TCIE_Pos (6U)
I2C_CR1_TCIE_Msk (0x1UL << I2C_CR1_TCIE_Pos) I2C_CR1_TCIE I2C_CR1_TCIE_Msk I2C_CR1_ERRIE_Pos (7U) I2C_CR1_ERRIE_Msk (0x1UL << I2C_CR1_ERRIE_Pos) I2C_CR1_ERRIE I2C_CR1_ERRIE_Msk I2C_CR1_DNF_Pos (8U) I2C_CR1_DNF_Msk (0xFUL << I2C_CR1_DNF_Pos) I2C_CR1_DNF I2C_CR1_DNF_Msk I2C_CR1_ANFOFF_Pos (12U) I2C_CR1_ANFOFF_Msk (0x1UL << I2C_CR1_ANFOFF_Pos) I2C_CR1_ANFOFF I2C_CR1_ANFOFF_Msk I2C_CR1_TXDMAEN_Pos (14U) I2C_CR1_TXDMAEN_Msk (0x1UL << I2C_CR1_TXDMAEN_Pos) I2C_CR1_TXDMAEN I2C_CR1_TXDMAEN_Msk I2C_CR1_RXDMAEN_Pos (15U) I2C_CR1_RXDMAEN_Msk (0x1UL << I2C_CR1_RXDMAEN_Pos) I2C_CR1_RXDMAEN I2C_CR1_RXDMAEN_Msk I2C_CR1_SBC_Pos (16U) I2C_CR1_SBC_Msk (0x1UL << I2C_CR1_SBC_Pos) I2C_CR1_SBC I2C_CR1_SBC_Msk I2C_CR1_NOSTRETCH_Pos (17U) I2C_CR1_NOSTRETCH_Msk (0x1UL << I2C_CR1_NOSTRETCH_Pos) I2C_CR1_NOSTRETCH I2C_CR1_NOSTRETCH_Msk I2C_CR1_WUPEN_Pos (18U) I2C_CR1_WUPEN_Msk (0x1UL << I2C_CR1_WUPEN_Pos) I2C_CR1_WUPEN I2C_CR1_WUPEN_Msk I2C_CR1_GCEN_Pos (19U) I2C_CR1_GCEN_Msk (0x1UL << I2C_CR1_GCEN_Pos) ¡I2C_CR1_GCEN I2C_CR1_GCEN_Msk ¢I2C_CR1_SMBHEN_Pos (20U) £I2C_CR1_SMBHEN_Msk (0x1UL << I2C_CR1_SMBHEN_Pos) ¤I2C_CR1_SMBHEN I2C_CR1_SMBHEN_Msk ¥I2C_CR1_SMBDEN_Pos (21U) ¦I2C_CR1_SMBDEN_Msk (0x1UL << I2C_CR1_SMBDEN_Pos) §I2C_CR1_SMBDEN I2C_CR1_SMBDEN_Msk ¨I2C_CR1_ALERTEN_Pos (22U) ©I2C_CR1_ALERTEN_Msk (0x1UL << I2C_CR1_ALERTEN_Pos) ªI2C_CR1_ALERTEN I2C_CR1_ALERTEN_Msk «I2C_CR1_PECEN_Pos (23U) ¬I2C_CR1_PECEN_Msk (0x1UL << I2C_CR1_PECEN_Pos) I2C_CR1_PECEN I2C_CR1_PECEN_Msk °I2C_CR2_SADD_Pos (0U) ±I2C_CR2_SADD_Msk (0x3FFUL << I2C_CR2_SADD_Pos) ²I2C_CR2_SADD I2C_CR2_SADD_Msk ³I2C_CR2_RD_WRN_Pos (10U) ´I2C_CR2_RD_WRN_Msk (0x1UL << I2C_CR2_RD_WRN_Pos) µI2C_CR2_RD_WRN I2C_CR2_RD_WRN_Msk ¶I2C_CR2_ADD10_Pos (11U) ·I2C_CR2_ADD10_Msk (0x1UL << I2C_CR2_ADD10_Pos) ¸I2C_CR2_ADD10 I2C_CR2_ADD10_Msk ¹I2C_CR2_HEAD10R_Pos (12U) ºI2C_CR2_HEAD10R_Msk (0x1UL << I2C_CR2_HEAD10R_Pos) »I2C_CR2_HEAD10R I2C_CR2_HEAD10R_Msk ¼I2C_CR2_START_Pos (13U) ½I2C_CR2_START_Msk (0x1UL << I2C_CR2_START_Pos) ¾I2C_CR2_START I2C_CR2_START_Msk ¿I2C_CR2_STOP_Pos (14U) ÀI2C_CR2_STOP_Msk (0x1UL << I2C_CR2_STOP_Pos) ÁI2C_CR2_STOP I2C_CR2_STOP_Msk ÂI2C_CR2_NACK_Pos (15U) ÃI2C_CR2_NACK_Msk (0x1UL << I2C_CR2_NACK_Pos) ÄI2C_CR2_NACK I2C_CR2_NACK_Msk ÅI2C_CR2_NBYTES_Pos (16U) ÆI2C_CR2_NBYTES_Msk (0xFFUL << I2C_CR2_NBYTES_Pos) ÇI2C_CR2_NBYTES I2C_CR2_NBYTES_Msk ÈI2C_CR2_RELOAD_Pos (24U) ÉI2C_CR2_RELOAD_Msk (0x1UL << I2C_CR2_RELOAD_Pos) ÊI2C_CR2_RELOAD I2C_CR2_RELOAD_Msk ËI2C_CR2_AUTOEND_Pos (25U) ÌI2C_CR2_AUTOEND_Msk (0x1UL << I2C_CR2_AUTOEND_Pos) ÍI2C_CR2_AUTOEND I2C_CR2_AUTOEND_Msk ÎI2C_CR2_PECBYTE_Pos (26U) ÏI2C_CR2_PECBYTE_Msk (0x1UL << I2C_CR2_PECBYTE_Pos) ÐI2C_CR2_PECBYTE I2C_CR2_PECBYTE_Msk ÓI2C_OAR1_OA1_Pos (0U) ÔI2C_OAR1_OA1_Msk (0x3FFUL << I2C_OAR1_OA1_Pos) ÕI2C_OAR1_OA1 I2C_OAR1_OA1_Msk ÖI2C_OAR1_OA1MODE_Pos (10U) ×I2C_OAR1_OA1MODE_Msk (0x1UL << I2C_OAR1_OA1MODE_Pos) ØI2C_OAR1_OA1MODE I2C_OAR1_OA1MODE_Msk ÙI2C_OAR1_OA1EN_Pos (15U) ÚI2C_OAR1_OA1EN_Msk (0x1UL << I2C_OAR1_OA1EN_Pos) ÛI2C_OAR1_OA1EN I2C_OAR1_OA1EN_Msk ÞI2C_OAR2_OA2_Pos (1U) ßI2C_OAR2_OA2_Msk (0x7FUL << I2C_OAR2_OA2_Pos) àI2C_OAR2_OA2 I2C_OAR2_OA2_Msk áI2C_OAR2_OA2MSK_Pos (8U) âI2C_OAR2_OA2MSK_Msk (0x7UL << I2C_OAR2_OA2MSK_Pos) ãI2C_OAR2_OA2MSK I2C_OAR2_OA2MSK_Msk äI2C_OAR2_OA2NOMASK (0x00000000U) åI2C_OAR2_OA2MASK01_Pos (8U) æI2C_OAR2_OA2MASK01_Msk (0x1UL << I2C_OAR2_OA2MASK01_Pos) çI2C_OAR2_OA2MASK01 I2C_OAR2_OA2MASK01_Msk èI2C_OAR2_OA2MASK02_Pos (9U) éI2C_OAR2_OA2MASK02_Msk (0x1UL << I2C_OAR2_OA2MASK02_Pos) êI2C_OAR2_OA2MASK02 I2C_OAR2_OA2MASK02_Msk ëI2C_OAR2_OA2MASK03_Pos (8U) ìI2C_OAR2_OA2MASK03_Msk (0x3UL << I2C_OAR2_OA2MASK03_Pos) íI2C_OAR2_OA2MASK03 I2C_OAR2_OA2MASK03_Msk îI2C_OAR2_OA2MASK04_Pos (10U) ïI2C_OAR2_OA2MASK04_Msk (0x1UL << I2C_OAR2_OA2MASK04_Pos) ðI2C_OAR2_OA2MASK04 I2C_OAR2_OA2MASK04_Msk ñI2C_OAR2_OA2MASK05_Pos (8U) òI2C_OAR2_OA2MASK05_Msk (0x5UL << I2C_OAR2_OA2MASK05_Pos) óI2C_OAR2_OA2MASK05 I2C_OAR2_OA2MASK05_Msk ôI2C_OAR2_OA2MASK06_Pos (9U) õI2C_OAR2_OA2MASK06_Msk (0x3UL << I2C_OAR2_OA2MASK06_Pos) öI2C_OAR2_OA2MASK06 I2C_OAR2_OA2MASK06_Msk ÷I2C_OAR2_OA2MASK07_Pos (8U) øI2C_OAR2_OA2MASK07_Msk (0x7UL << I2C_OAR2_OA2MASK07_Pos) ùI2C_OAR2_OA2MASK07 I2C_OAR2_OA2MASK07_Msk úI2C_OAR2_OA2EN_Pos (15U) ûI2C_OAR2_OA2EN_Msk (0x1UL << I2C_OAR2_OA2EN_Pos) üI2C_OAR2_OA2EN I2C_OAR2_OA2EN_Msk ÿI2C_TIMINGR_SCLL_Pos (0U) I2C_TIMINGR_SCLL_Msk (0xFFUL << I2C_TIMINGR_SCLL_Pos) I2C_TIMINGR_SCLL I2C_TIMINGR_SCLL_Msk I2C_TIMINGR_SCLH_Pos (8U) I2C_TIMINGR_SCLH_Msk (0xFFUL << I2C_TIMINGR_SCLH_Pos) I2C_TIMINGR_SCLH I2C_TIMINGR_SCLH_Msk
I2C_TIMINGR_SDADEL_Pos (16U) I2C_TIMINGR_SDADEL_Msk (0xFUL << I2C_TIMINGR_SDADEL_Pos) I2C_TIMINGR_SDADEL I2C_TIMINGR_SDADEL_Msk I2C_TIMINGR_SCLDEL_Pos (20U) I2C_TIMINGR_SCLDEL_Msk (0xFUL << I2C_TIMINGR_SCLDEL_Pos) I2C_TIMINGR_SCLDEL I2C_TIMINGR_SCLDEL_Msk I2C_TIMINGR_PRESC_Pos (28U) I2C_TIMINGR_PRESC_Msk (0xFUL << I2C_TIMINGR_PRESC_Pos) I2C_TIMINGR_PRESC I2C_TIMINGR_PRESC_Msk I2C_TIMEOUTR_TIMEOUTA_Pos (0U) I2C_TIMEOUTR_TIMEOUTA_Msk (0xFFFUL << I2C_TIMEOUTR_TIMEOUTA_Pos) I2C_TIMEOUTR_TIMEOUTA I2C_TIMEOUTR_TIMEOUTA_Msk I2C_TIMEOUTR_TIDLE_Pos (12U) I2C_TIMEOUTR_TIDLE_Msk (0x1UL << I2C_TIMEOUTR_TIDLE_Pos) I2C_TIMEOUTR_TIDLE I2C_TIMEOUTR_TIDLE_Msk I2C_TIMEOUTR_TIMOUTEN_Pos (15U) I2C_TIMEOUTR_TIMOUTEN_Msk (0x1UL << I2C_TIMEOUTR_TIMOUTEN_Pos) I2C_TIMEOUTR_TIMOUTEN I2C_TIMEOUTR_TIMOUTEN_Msk I2C_TIMEOUTR_TIMEOUTB_Pos (16U) I2C_TIMEOUTR_TIMEOUTB_Msk (0xFFFUL << I2C_TIMEOUTR_TIMEOUTB_Pos) I2C_TIMEOUTR_TIMEOUTB I2C_TIMEOUTR_TIMEOUTB_Msk I2C_TIMEOUTR_TEXTEN_Pos (31U) I2C_TIMEOUTR_TEXTEN_Msk (0x1UL << I2C_TIMEOUTR_TEXTEN_Pos) I2C_TIMEOUTR_TEXTEN I2C_TIMEOUTR_TEXTEN_Msk ¡I2C_ISR_TXE_Pos (0U) ¢I2C_ISR_TXE_Msk (0x1UL << I2C_ISR_TXE_Pos) £I2C_ISR_TXE I2C_ISR_TXE_Msk ¤I2C_ISR_TXIS_Pos (1U) ¥I2C_ISR_TXIS_Msk (0x1UL << I2C_ISR_TXIS_Pos) ¦I2C_ISR_TXIS I2C_ISR_TXIS_Msk §I2C_ISR_RXNE_Pos (2U) ¨I2C_ISR_RXNE_Msk (0x1UL << I2C_ISR_RXNE_Pos) ©I2C_ISR_RXNE I2C_ISR_RXNE_Msk ªI2C_ISR_ADDR_Pos (3U) «I2C_ISR_ADDR_Msk (0x1UL << I2C_ISR_ADDR_Pos) ¬I2C_ISR_ADDR I2C_ISR_ADDR_Msk I2C_ISR_NACKF_Pos (4U) ®I2C_ISR_NACKF_Msk (0x1UL << I2C_ISR_NACKF_Pos) ¯I2C_ISR_NACKF I2C_ISR_NACKF_Msk °I2C_ISR_STOPF_Pos (5U) ±I2C_ISR_STOPF_Msk (0x1UL << I2C_ISR_STOPF_Pos) ²I2C_ISR_STOPF I2C_ISR_STOPF_Msk ³I2C_ISR_TC_Pos (6U) ´I2C_ISR_TC_Msk (0x1UL << I2C_ISR_TC_Pos) µI2C_ISR_TC I2C_ISR_TC_Msk ¶I2C_ISR_TCR_Pos (7U) ·I2C_ISR_TCR_Msk (0x1UL << I2C_ISR_TCR_Pos) ¸I2C_ISR_TCR I2C_ISR_TCR_Msk ¹I2C_ISR_BERR_Pos (8U) ºI2C_ISR_BERR_Msk (0x1UL << I2C_ISR_BERR_Pos) »I2C_ISR_BERR I2C_ISR_BERR_Msk ¼I2C_ISR_ARLO_Pos (9U) ½I2C_ISR_ARLO_Msk (0x1UL << I2C_ISR_ARLO_Pos) ¾I2C_ISR_ARLO I2C_ISR_ARLO_Msk ¿I2C_ISR_OVR_Pos (10U) ÀI2C_ISR_OVR_Msk (0x1UL << I2C_ISR_OVR_Pos) ÁI2C_ISR_OVR I2C_ISR_OVR_Msk ÂI2C_ISR_PECERR_Pos (11U) ÃI2C_ISR_PECERR_Msk (0x1UL << I2C_ISR_PECERR_Pos) ÄI2C_ISR_PECERR I2C_ISR_PECERR_Msk ÅI2C_ISR_TIMEOUT_Pos (12U) ÆI2C_ISR_TIMEOUT_Msk (0x1UL << I2C_ISR_TIMEOUT_Pos) ÇI2C_ISR_TIMEOUT I2C_ISR_TIMEOUT_Msk ÈI2C_ISR_ALERT_Pos (13U) ÉI2C_ISR_ALERT_Msk (0x1UL << I2C_ISR_ALERT_Pos) ÊI2C_ISR_ALERT I2C_ISR_ALERT_Msk ËI2C_ISR_BUSY_Pos (15U) ÌI2C_ISR_BUSY_Msk (0x1UL << I2C_ISR_BUSY_Pos) ÍI2C_ISR_BUSY I2C_ISR_BUSY_Msk ÎI2C_ISR_DIR_Pos (16U) ÏI2C_ISR_DIR_Msk (0x1UL << I2C_ISR_DIR_Pos) ÐI2C_ISR_DIR I2C_ISR_DIR_Msk ÑI2C_ISR_ADDCODE_Pos (17U) ÒI2C_ISR_ADDCODE_Msk (0x7FUL << I2C_ISR_ADDCODE_Pos) ÓI2C_ISR_ADDCODE I2C_ISR_ADDCODE_Msk ÖI2C_ICR_ADDRCF_Pos (3U) ×I2C_ICR_ADDRCF_Msk (0x1UL << I2C_ICR_ADDRCF_Pos) ØI2C_ICR_ADDRCF I2C_ICR_ADDRCF_Msk ÙI2C_ICR_NACKCF_Pos (4U) ÚI2C_ICR_NACKCF_Msk (0x1UL << I2C_ICR_NACKCF_Pos) ÛI2C_ICR_NACKCF I2C_ICR_NACKCF_Msk ÜI2C_ICR_STOPCF_Pos (5U) ÝI2C_ICR_STOPCF_Msk (0x1UL << I2C_ICR_STOPCF_Pos) ÞI2C_ICR_STOPCF I2C_ICR_STOPCF_Msk ßI2C_ICR_BERRCF_Pos (8U) àI2C_ICR_BERRCF_Msk (0x1UL << I2C_ICR_BERRCF_Pos) áI2C_ICR_BERRCF I2C_ICR_BERRCF_Msk âI2C_ICR_ARLOCF_Pos (9U) ãI2C_ICR_ARLOCF_Msk (0x1UL << I2C_ICR_ARLOCF_Pos) äI2C_ICR_ARLOCF I2C_ICR_ARLOCF_Msk åI2C_ICR_OVRCF_Pos (10U) æI2C_ICR_OVRCF_Msk (0x1UL << I2C_ICR_OVRCF_Pos) çI2C_ICR_OVRCF I2C_ICR_OVRCF_Msk èI2C_ICR_PECCF_Pos (11U) éI2C_ICR_PECCF_Msk (0x1UL << I2C_ICR_PECCF_Pos) êI2C_ICR_PECCF I2C_ICR_PECCF_Msk ëI2C_ICR_TIMOUTCF_Pos (12U) ìI2C_ICR_TIMOUTCF_Msk (0x1UL << I2C_ICR_TIMOUTCF_Pos) íI2C_ICR_TIMOUTCF I2C_ICR_TIMOUTCF_Msk îI2C_ICR_ALERTCF_Pos (13U) ïI2C_ICR_ALERTCF_Msk (0x1UL << I2C_ICR_ALERTCF_Pos) ðI2C_ICR_ALERTCF I2C_ICR_ALERTCF_Msk óI2C_PECR_PEC_Pos (0U) ôI2C_PECR_PEC_Msk (0xFFUL << I2C_PECR_PEC_Pos) õI2C_PECR_PEC I2C_PECR_PEC_Msk øI2C_RXDR_RXDATA_Pos (0U) ùI2C_RXDR_RXDATA_Msk (0xFFUL << I2C_RXDR_RXDATA_Pos) úI2C_RXDR_RXDATA I2C_RXDR_RXDATA_Msk ýI2C_TXDR_TXDATA_Pos (0U) þI2C_TXDR_TXDATA_Msk (0xFFUL << I2C_TXDR_TXDATA_Pos) ÿI2C_TXDR_TXDATA I2C_TXDR_TXDATA_Msk IWDG_KR_KEY_Pos (0U) IWDG_KR_KEY_Msk (0xFFFFUL << IWDG_KR_KEY_Pos) IWDG_KR_KEY IWDG_KR_KEY_Msk IWDG_PR_PR_Pos (0U) IWDG_PR_PR_Msk (0x7UL << IWDG_PR_PR_Pos) IWDG_PR_PR IWDG_PR_PR_Msk IWDG_PR_PR_0 (0x1UL << IWDG_PR_PR_Pos) IWDG_PR_PR_1 (0x2UL << IWDG_PR_PR_Pos) IWDG_PR_PR_2 (0x4UL << IWDG_PR_PR_Pos) IWDG_RLR_RL_Pos (0U) IWDG_RLR_RL_Msk (0xFFFUL << IWDG_RLR_RL_Pos) IWDG_RLR_RL IWDG_RLR_RL_Msk IWDG_SR_PVU_Pos (0U) IWDG_SR_PVU_Msk (0x1UL << IWDG_SR_PVU_Pos) IWDG_SR_PVU IWDG_SR_PVU_Msk IWDG_SR_RVU_Pos (1U) IWDG_SR_RVU_Msk (0x1UL << IWDG_SR_RVU_Pos) IWDG_SR_RVU IWDG_SR_RVU_Msk IWDG_SR_WVU_Pos (2U) IWDG_SR_WVU_Msk (0x1UL << IWDG_SR_WVU_Pos) ¡IWDG_SR_WVU IWDG_SR_WVU_Msk ¤IWDG_WINR_WIN_Pos (0U) ¥IWDG_WINR_WIN_Msk (0xFFFUL << IWDG_WINR_WIN_Pos) ¦IWDG_WINR_WIN IWDG_WINR_WIN_Msk ®LPTIM_ISR_CMPM_Pos (0U) ¯LPTIM_ISR_CMPM_Msk (0x1UL << LPTIM_ISR_CMPM_Pos) °LPTIM_ISR_CMPM LPTIM_ISR_CMPM_Msk ±LPTIM_ISR_ARRM_Pos (1U) ²LPTIM_ISR_ARRM_Msk (0x1UL << LPTIM_ISR_ARRM_Pos) ³LPTIM_ISR_ARRM LPTIM_ISR_ARRM_Msk ´LPTIM_ISR_EXTTRIG_Pos (2U) µLPTIM_ISR_EXTTRIG_Msk (0x1UL << LPTIM_ISR_EXTTRIG_Pos) ¶LPTIM_ISR_EXTTRIG LPTIM_ISR_EXTTRIG_Msk ·LPTIM_ISR_CMPOK_Pos (3U) ¸LPTIM_ISR_CMPOK_Msk (0x1UL << LPTIM_ISR_CMPOK_Pos) ¹LPTIM_ISR_CMPOK LPTIM_ISR_CMPOK_Msk ºLPTIM_ISR_ARROK_Pos (4U) »LPTIM_ISR_ARROK_Msk (0x1UL << LPTIM_ISR_ARROK_Pos) ¼LPTIM_ISR_ARROK LPTIM_ISR_ARROK_Msk ½LPTIM_ISR_UP_Pos (5U) ¾LPTIM_ISR_UP_Msk (0x1UL << LPTIM_ISR_UP_Pos) ¿LPTIM_ISR_UP LPTIM_ISR_UP_Msk ÀLPTIM_ISR_DOWN_Pos (6U) ÁLPTIM_ISR_DOWN_Msk (0x1UL << LPTIM_ISR_DOWN_Pos) ÂLPTIM_ISR_DOWN LPTIM_ISR_DOWN_Msk ÅLPTIM_ICR_CMPMCF_Pos (0U) ÆLPTIM_ICR_CMPMCF_Msk (0x1UL << LPTIM_ICR_CMPMCF_Pos) ÇLPTIM_ICR_CMPMCF LPTIM_ICR_CMPMCF_Msk ÈLPTIM_ICR_ARRMCF_Pos (1U) ÉLPTIM_ICR_ARRMCF_Msk (0x1UL << LPTIM_ICR_ARRMCF_Pos) ÊLPTIM_ICR_ARRMCF LPTIM_ICR_ARRMCF_Msk ËLPTIM_ICR_EXTTRIGCF_Pos (2U) ÌLPTIM_ICR_EXTTRIGCF_Msk (0x1UL << LPTIM_ICR_EXTTRIGCF_Pos) ÍLPTIM_ICR_EXTTRIGCF LPTIM_ICR_EXTTRIGCF_Msk ÎLPTIM_ICR_CMPOKCF_Pos (3U) ÏLPTIM_ICR_CMPOKCF_Msk (0x1UL << LPTIM_ICR_CMPOKCF_Pos) ÐLPTIM_ICR_CMPOKCF LPTIM_ICR_CMPOKCF_Msk ÑLPTIM_ICR_ARROKCF_Pos (4U) ÒLPTIM_ICR_ARROKCF_Msk (0x1UL << LPTIM_ICR_ARROKCF_Pos) ÓLPTIM_ICR_ARROKCF LPTIM_ICR_ARROKCF_Msk ÔLPTIM_ICR_UPCF_Pos (5U) ÕLPTIM_ICR_UPCF_Msk (0x1UL << LPTIM_ICR_UPCF_Pos) ÖLPTIM_ICR_UPCF LPTIM_ICR_UPCF_Msk ×LPTIM_ICR_DOWNCF_Pos (6U) ØLPTIM_ICR_DOWNCF_Msk (0x1UL << LPTIM_ICR_DOWNCF_Pos) ÙLPTIM_ICR_DOWNCF LPTIM_ICR_DOWNCF_Msk ÜLPTIM_IER_CMPMIE_Pos (0U) ÝLPTIM_IER_CMPMIE_Msk (0x1UL << LPTIM_IER_CMPMIE_Pos) ÞLPTIM_IER_CMPMIE LPTIM_IER_CMPMIE_Msk ßLPTIM_IER_ARRMIE_Pos (1U) àLPTIM_IER_ARRMIE_Msk (0x1UL << LPTIM_IER_ARRMIE_Pos) áLPTIM_IER_ARRMIE LPTIM_IER_ARRMIE_Msk âLPTIM_IER_EXTTRIGIE_Pos (2U) ãLPTIM_IER_EXTTRIGIE_Msk (0x1UL << LPTIM_IER_EXTTRIGIE_Pos) äLPTIM_IER_EXTTRIGIE LPTIM_IER_EXTTRIGIE_Msk åLPTIM_IER_CMPOKIE_Pos (3U) æLPTIM_IER_CMPOKIE_Msk (0x1UL << LPTIM_IER_CMPOKIE_Pos) çLPTIM_IER_CMPOKIE LPTIM_IER_CMPOKIE_Msk èLPTIM_IER_ARROKIE_Pos (4U) éLPTIM_IER_ARROKIE_Msk (0x1UL << LPTIM_IER_ARROKIE_Pos) êLPTIM_IER_ARROKIE LPTIM_IER_ARROKIE_Msk ëLPTIM_IER_UPIE_Pos (5U) ìLPTIM_IER_UPIE_Msk (0x1UL << LPTIM_IER_UPIE_Pos) íLPTIM_IER_UPIE LPTIM_IER_UPIE_Msk îLPTIM_IER_DOWNIE_Pos (6U) ïLPTIM_IER_DOWNIE_Msk (0x1UL << LPTIM_IER_DOWNIE_Pos) ðLPTIM_IER_DOWNIE LPTIM_IER_DOWNIE_Msk óLPTIM_CFGR_CKSEL_Pos (0U) ôLPTIM_CFGR_CKSEL_Msk (0x1UL << LPTIM_CFGR_CKSEL_Pos) õLPTIM_CFGR_CKSEL LPTIM_CFGR_CKSEL_Msk ÷LPTIM_CFGR_CKPOL_Pos (1U) øLPTIM_CFGR_CKPOL_Msk (0x3UL << LPTIM_CFGR_CKPOL_Pos) ùLPTIM_CFGR_CKPOL LPTIM_CFGR_CKPOL_Msk úLPTIM_CFGR_CKPOL_0 (0x1UL << LPTIM_CFGR_CKPOL_Pos) ûLPTIM_CFGR_CKPOL_1 (0x2UL << LPTIM_CFGR_CKPOL_Pos) ýLPTIM_CFGR_CKFLT_Pos (3U) þLPTIM_CFGR_CKFLT_Msk (0x3UL << LPTIM_CFGR_CKFLT_Pos) ÿLPTIM_CFGR_CKFLT LPTIM_CFGR_CKFLT_Msk LPTIM_CFGR_CKFLT_0 (0x1UL << LPTIM_CFGR_CKFLT_Pos) LPTIM_CFGR_CKFLT_1 (0x2UL << LPTIM_CFGR_CKFLT_Pos) LPTIM_CFGR_TRGFLT_Pos (6U) LPTIM_CFGR_TRGFLT_Msk (0x3UL << LPTIM_CFGR_TRGFLT_Pos)
LPTIM_CFGR_TRGFLT LPTIM_CFGR_TRGFLT_Msk LPTIM_CFGR_TRGFLT_0 (0x1UL << LPTIM_CFGR_TRGFLT_Pos) LPTIM_CFGR_TRGFLT_1 (0x2UL << LPTIM_CFGR_TRGFLT_Pos) LPTIM_CFGR_PRESC_Pos (9U) LPTIM_CFGR_PRESC_Msk (0x7UL << LPTIM_CFGR_PRESC_Pos) LPTIM_CFGR_PRESC LPTIM_CFGR_PRESC_Msk LPTIM_CFGR_PRESC_0 (0x1UL << LPTIM_CFGR_PRESC_Pos) LPTIM_CFGR_PRESC_1 (0x2UL << LPTIM_CFGR_PRESC_Pos) LPTIM_CFGR_PRESC_2 (0x4UL << LPTIM_CFGR_PRESC_Pos) LPTIM_CFGR_TRIGSEL_Pos (13U) LPTIM_CFGR_TRIGSEL_Msk (0x7UL << LPTIM_CFGR_TRIGSEL_Pos) LPTIM_CFGR_TRIGSEL LPTIM_CFGR_TRIGSEL_Msk LPTIM_CFGR_TRIGSEL_0 (0x1UL << LPTIM_CFGR_TRIGSEL_Pos) LPTIM_CFGR_TRIGSEL_1 (0x2UL << LPTIM_CFGR_TRIGSEL_Pos) LPTIM_CFGR_TRIGSEL_2 (0x4UL << LPTIM_CFGR_TRIGSEL_Pos) LPTIM_CFGR_TRIGEN_Pos (17U) LPTIM_CFGR_TRIGEN_Msk (0x3UL << LPTIM_CFGR_TRIGEN_Pos) LPTIM_CFGR_TRIGEN LPTIM_CFGR_TRIGEN_Msk LPTIM_CFGR_TRIGEN_0 (0x1UL << LPTIM_CFGR_TRIGEN_Pos) LPTIM_CFGR_TRIGEN_1 (0x2UL << LPTIM_CFGR_TRIGEN_Pos) LPTIM_CFGR_TIMOUT_Pos (19U) LPTIM_CFGR_TIMOUT_Msk (0x1UL << LPTIM_CFGR_TIMOUT_Pos) LPTIM_CFGR_TIMOUT LPTIM_CFGR_TIMOUT_Msk LPTIM_CFGR_WAVE_Pos (20U) ¡LPTIM_CFGR_WAVE_Msk (0x1UL << LPTIM_CFGR_WAVE_Pos) ¢LPTIM_CFGR_WAVE LPTIM_CFGR_WAVE_Msk £LPTIM_CFGR_WAVPOL_Pos (21U) ¤LPTIM_CFGR_WAVPOL_Msk (0x1UL << LPTIM_CFGR_WAVPOL_Pos) ¥LPTIM_CFGR_WAVPOL LPTIM_CFGR_WAVPOL_Msk ¦LPTIM_CFGR_PRELOAD_Pos (22U) §LPTIM_CFGR_PRELOAD_Msk (0x1UL << LPTIM_CFGR_PRELOAD_Pos) ¨LPTIM_CFGR_PRELOAD LPTIM_CFGR_PRELOAD_Msk ©LPTIM_CFGR_COUNTMODE_Pos (23U) ªLPTIM_CFGR_COUNTMODE_Msk (0x1UL << LPTIM_CFGR_COUNTMODE_Pos) «LPTIM_CFGR_COUNTMODE LPTIM_CFGR_COUNTMODE_Msk ¬LPTIM_CFGR_ENC_Pos (24U) LPTIM_CFGR_ENC_Msk (0x1UL << LPTIM_CFGR_ENC_Pos) ®LPTIM_CFGR_ENC LPTIM_CFGR_ENC_Msk ±LPTIM_CR_ENABLE_Pos (0U) ²LPTIM_CR_ENABLE_Msk (0x1UL << LPTIM_CR_ENABLE_Pos) ³LPTIM_CR_ENABLE LPTIM_CR_ENABLE_Msk ´LPTIM_CR_SNGSTRT_Pos (1U) µLPTIM_CR_SNGSTRT_Msk (0x1UL << LPTIM_CR_SNGSTRT_Pos) ¶LPTIM_CR_SNGSTRT LPTIM_CR_SNGSTRT_Msk ·LPTIM_CR_CNTSTRT_Pos (2U) ¸LPTIM_CR_CNTSTRT_Msk (0x1UL << LPTIM_CR_CNTSTRT_Pos) ¹LPTIM_CR_CNTSTRT LPTIM_CR_CNTSTRT_Msk ¼LPTIM_CMP_CMP_Pos (0U) ½LPTIM_CMP_CMP_Msk (0xFFFFUL << LPTIM_CMP_CMP_Pos) ¾LPTIM_CMP_CMP LPTIM_CMP_CMP_Msk ÁLPTIM_ARR_ARR_Pos (0U) ÂLPTIM_ARR_ARR_Msk (0xFFFFUL << LPTIM_ARR_ARR_Pos) ÃLPTIM_ARR_ARR LPTIM_ARR_ARR_Msk ÆLPTIM_CNT_CNT_Pos (0U) ÇLPTIM_CNT_CNT_Msk (0xFFFFUL << LPTIM_CNT_CNT_Pos) ÈLPTIM_CNT_CNT LPTIM_CNT_CNT_Msk ÑFW_CSSA_ADD_Pos (8U) ÒFW_CSSA_ADD_Msk (0xFFFFUL << FW_CSSA_ADD_Pos) ÓFW_CSSA_ADD FW_CSSA_ADD_Msk ÔFW_CSL_LENG_Pos (8U) ÕFW_CSL_LENG_Msk (0x3FFFUL << FW_CSL_LENG_Pos) ÖFW_CSL_LENG FW_CSL_LENG_Msk ×FW_NVDSSA_ADD_Pos (8U) ØFW_NVDSSA_ADD_Msk (0xFFFFUL << FW_NVDSSA_ADD_Pos) ÙFW_NVDSSA_ADD FW_NVDSSA_ADD_Msk ÚFW_NVDSL_LENG_Pos (8U) ÛFW_NVDSL_LENG_Msk (0x3FFFUL << FW_NVDSL_LENG_Pos) ÜFW_NVDSL_LENG FW_NVDSL_LENG_Msk ÝFW_VDSSA_ADD_Pos (6U) ÞFW_VDSSA_ADD_Msk (0x3FFUL << FW_VDSSA_ADD_Pos) ßFW_VDSSA_ADD FW_VDSSA_ADD_Msk àFW_VDSL_LENG_Pos (6U) áFW_VDSL_LENG_Msk (0x3FFUL << FW_VDSL_LENG_Pos) âFW_VDSL_LENG FW_VDSL_LENG_Msk åFW_CR_FPA_Pos (0U) æFW_CR_FPA_Msk (0x1UL << FW_CR_FPA_Pos) çFW_CR_FPA FW_CR_FPA_Msk èFW_CR_VDS_Pos (1U) éFW_CR_VDS_Msk (0x1UL << FW_CR_VDS_Pos) êFW_CR_VDS FW_CR_VDS_Msk ëFW_CR_VDE_Pos (2U) ìFW_CR_VDE_Msk (0x1UL << FW_CR_VDE_Pos) íFW_CR_VDE FW_CR_VDE_Msk õPWR_PVD_SUPPORT øPWR_CR_LPSDSR_Pos (0U) ùPWR_CR_LPSDSR_Msk (0x1UL << PWR_CR_LPSDSR_Pos) úPWR_CR_LPSDSR PWR_CR_LPSDSR_Msk ûPWR_CR_PDDS_Pos (1U) üPWR_CR_PDDS_Msk (0x1UL << PWR_CR_PDDS_Pos) ýPWR_CR_PDDS PWR_CR_PDDS_Msk þPWR_CR_CWUF_Pos (2U) ÿPWR_CR_CWUF_Msk (0x1UL << PWR_CR_CWUF_Pos) PWR_CR_CWUF PWR_CR_CWUF_Msk PWR_CR_CSBF_Pos (3U) PWR_CR_CSBF_Msk (0x1UL << PWR_CR_CSBF_Pos) PWR_CR_CSBF PWR_CR_CSBF_Msk PWR_CR_PVDE_Pos (4U)
PWR_CR_PVDE_Msk (0x1UL << PWR_CR_PVDE_Pos) PWR_CR_PVDE PWR_CR_PVDE_Msk PWR_CR_PLS_Pos (5U) PWR_CR_PLS_Msk (0x7UL << PWR_CR_PLS_Pos) PWR_CR_PLS PWR_CR_PLS_Msk PWR_CR_PLS_0 (0x1UL << PWR_CR_PLS_Pos) PWR_CR_PLS_1 (0x2UL << PWR_CR_PLS_Pos) PWR_CR_PLS_2 (0x4UL << PWR_CR_PLS_Pos) PWR_CR_PLS_LEV0 (0x00000000U) PWR_CR_PLS_LEV1 (0x00000020U) PWR_CR_PLS_LEV2 (0x00000040U) PWR_CR_PLS_LEV3 (0x00000060U) PWR_CR_PLS_LEV4 (0x00000080U) PWR_CR_PLS_LEV5 (0x000000A0U) PWR_CR_PLS_LEV6 (0x000000C0U) PWR_CR_PLS_LEV7 (0x000000E0U) PWR_CR_DBP_Pos (8U) PWR_CR_DBP_Msk (0x1UL << PWR_CR_DBP_Pos) PWR_CR_DBP PWR_CR_DBP_Msk PWR_CR_ULP_Pos (9U) PWR_CR_ULP_Msk (0x1UL << PWR_CR_ULP_Pos) PWR_CR_ULP PWR_CR_ULP_Msk PWR_CR_FWU_Pos (10U) PWR_CR_FWU_Msk (0x1UL << PWR_CR_FWU_Pos) ¡PWR_CR_FWU PWR_CR_FWU_Msk £PWR_CR_VOS_Pos (11U) ¤PWR_CR_VOS_Msk (0x3UL << PWR_CR_VOS_Pos) ¥PWR_CR_VOS PWR_CR_VOS_Msk ¦PWR_CR_VOS_0 (0x1UL << PWR_CR_VOS_Pos) §PWR_CR_VOS_1 (0x2UL << PWR_CR_VOS_Pos) ¨PWR_CR_DSEEKOFF_Pos (13U) ©PWR_CR_DSEEKOFF_Msk (0x1UL << PWR_CR_DSEEKOFF_Pos) ªPWR_CR_DSEEKOFF PWR_CR_DSEEKOFF_Msk «PWR_CR_LPRUN_Pos (14U) ¬PWR_CR_LPRUN_Msk (0x1UL << PWR_CR_LPRUN_Pos) PWR_CR_LPRUN PWR_CR_LPRUN_Msk °PWR_CSR_WUF_Pos (0U) ±PWR_CSR_WUF_Msk (0x1UL << PWR_CSR_WUF_Pos) ²PWR_CSR_WUF PWR_CSR_WUF_Msk ³PWR_CSR_SBF_Pos (1U) ´PWR_CSR_SBF_Msk (0x1UL << PWR_CSR_SBF_Pos) µPWR_CSR_SBF PWR_CSR_SBF_Msk ¶PWR_CSR_PVDO_Pos (2U) ·PWR_CSR_PVDO_Msk (0x1UL << PWR_CSR_PVDO_Pos) ¸PWR_CSR_PVDO PWR_CSR_PVDO_Msk ¹PWR_CSR_VREFINTRDYF_Pos (3U) ºPWR_CSR_VREFINTRDYF_Msk (0x1UL << PWR_CSR_VREFINTRDYF_Pos) »PWR_CSR_VREFINTRDYF PWR_CSR_VREFINTRDYF_Msk ¼PWR_CSR_VOSF_Pos (4U) ½PWR_CSR_VOSF_Msk (0x1UL << PWR_CSR_VOSF_Pos) ¾PWR_CSR_VOSF PWR_CSR_VOSF_Msk ¿PWR_CSR_REGLPF_Pos (5U) ÀPWR_CSR_REGLPF_Msk (0x1UL << PWR_CSR_REGLPF_Pos) ÁPWR_CSR_REGLPF PWR_CSR_REGLPF_Msk ÃPWR_CSR_EWUP1_Pos (8U) ÄPWR_CSR_EWUP1_Msk (0x1UL << PWR_CSR_EWUP1_Pos) ÅPWR_CSR_EWUP1 PWR_CSR_EWUP1_Msk ÆPWR_CSR_EWUP2_Pos (9U) ÇPWR_CSR_EWUP2_Msk (0x1UL << PWR_CSR_EWUP2_Pos) ÈPWR_CSR_EWUP2 PWR_CSR_EWUP2_Msk ÉPWR_CSR_EWUP3_Pos (10U) ÊPWR_CSR_EWUP3_Msk (0x1UL << PWR_CSR_EWUP3_Pos) ËPWR_CSR_EWUP3 PWR_CSR_EWUP3_Msk ÕRCC_HSECSS_SUPPORT ÖRCC_MCO3_SUPPORT ×RCC_MCO3_AF2_SUPPORT ÚRCC_CR_HSION_Pos (0U) ÛRCC_CR_HSION_Msk (0x1UL << RCC_CR_HSION_Pos) ÜRCC_CR_HSION RCC_CR_HSION_Msk ÝRCC_CR_HSIKERON_Pos (1U) ÞRCC_CR_HSIKERON_Msk (0x1UL << RCC_CR_HSIKERON_Pos) ßRCC_CR_HSIKERON RCC_CR_HSIKERON_Msk àRCC_CR_HSIRDY_Pos (2U) áRCC_CR_HSIRDY_Msk (0x1UL << RCC_CR_HSIRDY_Pos) âRCC_CR_HSIRDY RCC_CR_HSIRDY_Msk ãRCC_CR_HSIDIVEN_Pos (3U) äRCC_CR_HSIDIVEN_Msk (0x1UL << RCC_CR_HSIDIVEN_Pos) åRCC_CR_HSIDIVEN RCC_CR_HSIDIVEN_Msk æRCC_CR_HSIDIVF_Pos (4U) çRCC_CR_HSIDIVF_Msk (0x1UL << RCC_CR_HSIDIVF_Pos) èRCC_CR_HSIDIVF RCC_CR_HSIDIVF_Msk éRCC_CR_HSIOUTEN_Pos (5U) êRCC_CR_HSIOUTEN_Msk (0x1UL << RCC_CR_HSIOUTEN_Pos) ëRCC_CR_HSIOUTEN RCC_CR_HSIOUTEN_Msk ìRCC_CR_MSION_Pos (8U) íRCC_CR_MSION_Msk (0x1UL << RCC_CR_MSION_Pos) îRCC_CR_MSION RCC_CR_MSION_Msk ïRCC_CR_MSIRDY_Pos (9U) ðRCC_CR_MSIRDY_Msk (0x1UL << RCC_CR_MSIRDY_Pos) ñRCC_CR_MSIRDY RCC_CR_MSIRDY_Msk òRCC_CR_HSEON_Pos (16U) óRCC_CR_HSEON_Msk (0x1UL << RCC_CR_HSEON_Pos) ôRCC_CR_HSEON RCC_CR_HSEON_Msk õRCC_CR_HSERDY_Pos (17U) öRCC_CR_HSERDY_Msk (0x1UL << RCC_CR_HSERDY_Pos) ÷RCC_CR_HSERDY RCC_CR_HSERDY_Msk øRCC_CR_HSEBYP_Pos (18U) ùRCC_CR_HSEBYP_Msk (0x1UL << RCC_CR_HSEBYP_Pos) úRCC_CR_HSEBYP RCC_CR_HSEBYP_Msk ûRCC_CR_CSSHSEON_Pos (19U) üRCC_CR_CSSHSEON_Msk (0x1UL << RCC_CR_CSSHSEON_Pos) ýRCC_CR_CSSHSEON RCC_CR_CSSHSEON_Msk þRCC_CR_RTCPRE_Pos (20U) ÿRCC_CR_RTCPRE_Msk (0x3UL << RCC_CR_RTCPRE_Pos) RCC_CR_RTCPRE RCC_CR_RTCPRE_Msk RCC_CR_RTCPRE_0 (0x1UL << RCC_CR_RTCPRE_Pos) RCC_CR_RTCPRE_1 (0x2UL << RCC_CR_RTCPRE_Pos) RCC_CR_PLLON_Pos (24U) RCC_CR_PLLON_Msk (0x1UL << RCC_CR_PLLON_Pos)
RCC_CR_PLLON RCC_CR_PLLON_Msk RCC_CR_PLLRDY_Pos (25U) RCC_CR_PLLRDY_Msk (0x1UL << RCC_CR_PLLRDY_Pos) RCC_CR_PLLRDY RCC_CR_PLLRDY_Msk RCC_CR_CSSON RCC_CR_CSSHSEON RCC_ICSCR_HSICAL_Pos (0U) RCC_ICSCR_HSICAL_Msk (0xFFUL << RCC_ICSCR_HSICAL_Pos) RCC_ICSCR_HSICAL RCC_ICSCR_HSICAL_Msk RCC_ICSCR_HSITRIM_Pos (8U) RCC_ICSCR_HSITRIM_Msk (0x1FUL << RCC_ICSCR_HSITRIM_Pos) RCC_ICSCR_HSITRIM RCC_ICSCR_HSITRIM_Msk RCC_ICSCR_MSIRANGE_Pos (13U) RCC_ICSCR_MSIRANGE_Msk (0x7UL << RCC_ICSCR_MSIRANGE_Pos) RCC_ICSCR_MSIRANGE RCC_ICSCR_MSIRANGE_Msk RCC_ICSCR_MSIRANGE_0 (0x0UL << RCC_ICSCR_MSIRANGE_Pos) RCC_ICSCR_MSIRANGE_1 (0x1UL << RCC_ICSCR_MSIRANGE_Pos) RCC_ICSCR_MSIRANGE_2 (0x2UL << RCC_ICSCR_MSIRANGE_Pos) RCC_ICSCR_MSIRANGE_3 (0x3UL << RCC_ICSCR_MSIRANGE_Pos) RCC_ICSCR_MSIRANGE_4 (0x4UL << RCC_ICSCR_MSIRANGE_Pos) RCC_ICSCR_MSIRANGE_5 (0x5UL << RCC_ICSCR_MSIRANGE_Pos) RCC_ICSCR_MSIRANGE_6 (0x6UL << RCC_ICSCR_MSIRANGE_Pos) RCC_ICSCR_MSICAL_Pos (16U) RCC_ICSCR_MSICAL_Msk (0xFFUL << RCC_ICSCR_MSICAL_Pos) ¡RCC_ICSCR_MSICAL RCC_ICSCR_MSICAL_Msk ¢RCC_ICSCR_MSITRIM_Pos (24U) £RCC_ICSCR_MSITRIM_Msk (0xFFUL << RCC_ICSCR_MSITRIM_Pos) ¤RCC_ICSCR_MSITRIM RCC_ICSCR_MSITRIM_Msk ©RCC_CFGR_SW_Pos (0U) ªRCC_CFGR_SW_Msk (0x3UL << RCC_CFGR_SW_Pos) «RCC_CFGR_SW RCC_CFGR_SW_Msk ¬RCC_CFGR_SW_0 (0x1UL << RCC_CFGR_SW_Pos) RCC_CFGR_SW_1 (0x2UL << RCC_CFGR_SW_Pos) ¯RCC_CFGR_SW_MSI (0x00000000U) °RCC_CFGR_SW_HSI (0x00000001U) ±RCC_CFGR_SW_HSE (0x00000002U) ²RCC_CFGR_SW_PLL (0x00000003U) µRCC_CFGR_SWS_Pos (2U) ¶RCC_CFGR_SWS_Msk (0x3UL << RCC_CFGR_SWS_Pos) ·RCC_CFGR_SWS RCC_CFGR_SWS_Msk ¸RCC_CFGR_SWS_0 (0x1UL << RCC_CFGR_SWS_Pos) ¹RCC_CFGR_SWS_1 (0x2UL << RCC_CFGR_SWS_Pos) »RCC_CFGR_SWS_MSI (0x00000000U) ¼RCC_CFGR_SWS_HSI (0x00000004U) ½RCC_CFGR_SWS_HSE (0x00000008U) ¾RCC_CFGR_SWS_PLL (0x0000000CU) ÁRCC_CFGR_HPRE_Pos (4U) ÂRCC_CFGR_HPRE_Msk (0xFUL << RCC_CFGR_HPRE_Pos) ÃRCC_CFGR_HPRE RCC_CFGR_HPRE_Msk ÄRCC_CFGR_HPRE_0 (0x1UL << RCC_CFGR_HPRE_Pos) ÅRCC_CFGR_HPRE_1 (0x2UL << RCC_CFGR_HPRE_Pos) ÆRCC_CFGR_HPRE_2 (0x4UL << RCC_CFGR_HPRE_Pos) ÇRCC_CFGR_HPRE_3 (0x8UL << RCC_CFGR_HPRE_Pos) ÉRCC_CFGR_HPRE_DIV1 (0x00000000U) ÊRCC_CFGR_HPRE_DIV2 (0x00000080U) ËRCC_CFGR_HPRE_DIV4 (0x00000090U) ÌRCC_CFGR_HPRE_DIV8 (0x000000A0U) ÍRCC_CFGR_HPRE_DIV16 (0x000000B0U) ÎRCC_CFGR_HPRE_DIV64 (0x000000C0U) ÏRCC_CFGR_HPRE_DIV128 (0x000000D0U) ÐRCC_CFGR_HPRE_DIV256 (0x000000E0U) ÑRCC_CFGR_HPRE_DIV512 (0x000000F0U) ÔRCC_CFGR_PPRE1_Pos (8U) ÕRCC_CFGR_PPRE1_Msk (0x7UL << RCC_CFGR_PPRE1_Pos) ÖRCC_CFGR_PPRE1 RCC_CFGR_PPRE1_Msk ×RCC_CFGR_PPRE1_0 (0x1UL << RCC_CFGR_PPRE1_Pos) ØRCC_CFGR_PPRE1_1 (0x2UL << RCC_CFGR_PPRE1_Pos) ÙRCC_CFGR_PPRE1_2 (0x4UL << RCC_CFGR_PPRE1_Pos) ÛRCC_CFGR_PPRE1_DIV1 (0x00000000U) ÜRCC_CFGR_PPRE1_DIV2 (0x00000400U) ÝRCC_CFGR_PPRE1_DIV4 (0x00000500U) ÞRCC_CFGR_PPRE1_DIV8 (0x00000600U) ßRCC_CFGR_PPRE1_DIV16 (0x00000700U) âRCC_CFGR_PPRE2_Pos (11U) ãRCC_CFGR_PPRE2_Msk (0x7UL << RCC_CFGR_PPRE2_Pos) äRCC_CFGR_PPRE2 RCC_CFGR_PPRE2_Msk åRCC_CFGR_PPRE2_0 (0x1UL << RCC_CFGR_PPRE2_Pos) æRCC_CFGR_PPRE2_1 (0x2UL << RCC_CFGR_PPRE2_Pos) çRCC_CFGR_PPRE2_2 (0x4UL << RCC_CFGR_PPRE2_Pos) éRCC_CFGR_PPRE2_DIV1 (0x00000000U) êRCC_CFGR_PPRE2_DIV2 (0x00002000U) ëRCC_CFGR_PPRE2_DIV4 (0x00002800U) ìRCC_CFGR_PPRE2_DIV8 (0x00003000U) íRCC_CFGR_PPRE2_DIV16 (0x00003800U) ïRCC_CFGR_STOPWUCK_Pos (15U) ðRCC_CFGR_STOPWUCK_Msk (0x1UL << RCC_CFGR_STOPWUCK_Pos) ñRCC_CFGR_STOPWUCK RCC_CFGR_STOPWUCK_Msk ôRCC_CFGR_PLLSRC_Pos (16U) õRCC_CFGR_PLLSRC_Msk (0x1UL << RCC_CFGR_PLLSRC_Pos) öRCC_CFGR_PLLSRC RCC_CFGR_PLLSRC_Msk øRCC_CFGR_PLLSRC_HSI (0x00000000U) ùRCC_CFGR_PLLSRC_HSE (0x00010000U) ýRCC_CFGR_PLLMUL_Pos (18U) þRCC_CFGR_PLLMUL_Msk (0xFUL << RCC_CFGR_PLLMUL_Pos) ÿRCC_CFGR_PLLMUL RCC_CFGR_PLLMUL_Msk RCC_CFGR_PLLMUL_0 (0x1UL << RCC_CFGR_PLLMUL_Pos) RCC_CFGR_PLLMUL_1 (0x2UL << RCC_CFGR_PLLMUL_Pos) RCC_CFGR_PLLMUL_2 (0x4UL << RCC_CFGR_PLLMUL_Pos) RCC_CFGR_PLLMUL_3 (0x8UL << RCC_CFGR_PLLMUL_Pos)
RCC_CFGR_PLLMUL3 (0x00000000U) RCC_CFGR_PLLMUL4 (0x00040000U) RCC_CFGR_PLLMUL6 (0x00080000U) RCC_CFGR_PLLMUL8 (0x000C0000U) RCC_CFGR_PLLMUL12 (0x00100000U) RCC_CFGR_PLLMUL16 (0x00140000U) RCC_CFGR_PLLMUL24 (0x00180000U) RCC_CFGR_PLLMUL32 (0x001C0000U) RCC_CFGR_PLLMUL48 (0x00200000U) RCC_CFGR_PLLDIV_Pos (22U) RCC_CFGR_PLLDIV_Msk (0x3UL << RCC_CFGR_PLLDIV_Pos) RCC_CFGR_PLLDIV RCC_CFGR_PLLDIV_Msk RCC_CFGR_PLLDIV_0 (0x1UL << RCC_CFGR_PLLDIV_Pos) RCC_CFGR_PLLDIV_1 (0x2UL << RCC_CFGR_PLLDIV_Pos) RCC_CFGR_PLLDIV2_Pos (22U) RCC_CFGR_PLLDIV2_Msk (0x1UL << RCC_CFGR_PLLDIV2_Pos) RCC_CFGR_PLLDIV2 RCC_CFGR_PLLDIV2_Msk RCC_CFGR_PLLDIV3_Pos (23U) RCC_CFGR_PLLDIV3_Msk (0x1UL << RCC_CFGR_PLLDIV3_Pos) RCC_CFGR_PLLDIV3 RCC_CFGR_PLLDIV3_Msk RCC_CFGR_PLLDIV4_Pos (22U) RCC_CFGR_PLLDIV4_Msk (0x3UL << RCC_CFGR_PLLDIV4_Pos) RCC_CFGR_PLLDIV4 RCC_CFGR_PLLDIV4_Msk ¡RCC_CFGR_MCOSEL_Pos (24U) ¢RCC_CFGR_MCOSEL_Msk (0xFUL << RCC_CFGR_MCOSEL_Pos) £RCC_CFGR_MCOSEL RCC_CFGR_MCOSEL_Msk ¤RCC_CFGR_MCOSEL_0 (0x1UL << RCC_CFGR_MCOSEL_Pos) ¥RCC_CFGR_MCOSEL_1 (0x2UL << RCC_CFGR_MCOSEL_Pos) ¦RCC_CFGR_MCOSEL_2 (0x4UL << RCC_CFGR_MCOSEL_Pos) §RCC_CFGR_MCOSEL_3 (0x8UL << RCC_CFGR_MCOSEL_Pos) ©RCC_CFGR_MCOSEL_NOCLOCK (0x00000000U) ªRCC_CFGR_MCOSEL_SYSCLK_Pos (24U) «RCC_CFGR_MCOSEL_SYSCLK_Msk (0x1UL << RCC_CFGR_MCOSEL_SYSCLK_Pos) ¬RCC_CFGR_MCOSEL_SYSCLK RCC_CFGR_MCOSEL_SYSCLK_Msk RCC_CFGR_MCOSEL_HSI_Pos (25U) ®RCC_CFGR_MCOSEL_HSI_Msk (0x1UL << RCC_CFGR_MCOSEL_HSI_Pos) ¯RCC_CFGR_MCOSEL_HSI RCC_CFGR_MCOSEL_HSI_Msk °RCC_CFGR_MCOSEL_MSI_Pos (24U) ±RCC_CFGR_MCOSEL_MSI_Msk (0x3UL << RCC_CFGR_MCOSEL_MSI_Pos) ²RCC_CFGR_MCOSEL_MSI RCC_CFGR_MCOSEL_MSI_Msk ³RCC_CFGR_MCOSEL_HSE_Pos (26U) ´RCC_CFGR_MCOSEL_HSE_Msk (0x1UL << RCC_CFGR_MCOSEL_HSE_Pos) µRCC_CFGR_MCOSEL_HSE RCC_CFGR_MCOSEL_HSE_Msk ¶RCC_CFGR_MCOSEL_PLL_Pos (24U) ·RCC_CFGR_MCOSEL_PLL_Msk (0x5UL << RCC_CFGR_MCOSEL_PLL_Pos) ¸RCC_CFGR_MCOSEL_PLL RCC_CFGR_MCOSEL_PLL_Msk ¹RCC_CFGR_MCOSEL_LSI_Pos (25U) ºRCC_CFGR_MCOSEL_LSI_Msk (0x3UL << RCC_CFGR_MCOSEL_LSI_Pos) »RCC_CFGR_MCOSEL_LSI RCC_CFGR_MCOSEL_LSI_Msk ¼RCC_CFGR_MCOSEL_LSE_Pos (24U) ½RCC_CFGR_MCOSEL_LSE_Msk (0x7UL << RCC_CFGR_MCOSEL_LSE_Pos) ¾RCC_CFGR_MCOSEL_LSE RCC_CFGR_MCOSEL_LSE_Msk ÀRCC_CFGR_MCOPRE_Pos (28U) ÁRCC_CFGR_MCOPRE_Msk (0x7UL << RCC_CFGR_MCOPRE_Pos) ÂRCC_CFGR_MCOPRE RCC_CFGR_MCOPRE_Msk ÃRCC_CFGR_MCOPRE_0 (0x1UL << RCC_CFGR_MCOPRE_Pos) ÄRCC_CFGR_MCOPRE_1 (0x2UL << RCC_CFGR_MCOPRE_Pos) ÅRCC_CFGR_MCOPRE_2 (0x4UL << RCC_CFGR_MCOPRE_Pos) ÇRCC_CFGR_MCOPRE_DIV1 (0x00000000U) ÈRCC_CFGR_MCOPRE_DIV2 (0x10000000U) ÉRCC_CFGR_MCOPRE_DIV4 (0x20000000U) ÊRCC_CFGR_MCOPRE_DIV8 (0x30000000U) ËRCC_CFGR_MCOPRE_DIV16 (0x40000000U) ÎRCC_CFGR_MCO_NOCLOCK RCC_CFGR_MCOSEL_NOCLOCK ÏRCC_CFGR_MCO_SYSCLK RCC_CFGR_MCOSEL_SYSCLK ÐRCC_CFGR_MCO_HSI RCC_CFGR_MCOSEL_HSI ÑRCC_CFGR_MCO_MSI RCC_CFGR_MCOSEL_MSI ÒRCC_CFGR_MCO_HSE RCC_CFGR_MCOSEL_HSE ÓRCC_CFGR_MCO_PLL RCC_CFGR_MCOSEL_PLL ÔRCC_CFGR_MCO_LSI RCC_CFGR_MCOSEL_LSI ÕRCC_CFGR_MCO_LSE RCC_CFGR_MCOSEL_LSE ÚRCC_CFGR_MCO_PRE RCC_CFGR_MCOPRE ÛRCC_CFGR_MCO_PRE_1 RCC_CFGR_MCOPRE_DIV1 ÜRCC_CFGR_MCO_PRE_2 RCC_CFGR_MCOPRE_DIV2 ÝRCC_CFGR_MCO_PRE_4 RCC_CFGR_MCOPRE_DIV4 ÞRCC_CFGR_MCO_PRE_8 RCC_CFGR_MCOPRE_DIV8 ßRCC_CFGR_MCO_PRE_16 RCC_CFGR_MCOPRE_DIV16 âRCC_CIER_LSIRDYIE_Pos (0U) ãRCC_CIER_LSIRDYIE_Msk (0x1UL << RCC_CIER_LSIRDYIE_Pos) äRCC_CIER_LSIRDYIE RCC_CIER_LSIRDYIE_Msk åRCC_CIER_LSERDYIE_Pos (1U) æRCC_CIER_LSERDYIE_Msk (0x1UL << RCC_CIER_LSERDYIE_Pos) çRCC_CIER_LSERDYIE RCC_CIER_LSERDYIE_Msk èRCC_CIER_HSIRDYIE_Pos (2U) éRCC_CIER_HSIRDYIE_Msk (0x1UL << RCC_CIER_HSIRDYIE_Pos) êRCC_CIER_HSIRDYIE RCC_CIER_HSIRDYIE_Msk ëRCC_CIER_HSERDYIE_Pos (3U) ìRCC_CIER_HSERDYIE_Msk (0x1UL << RCC_CIER_HSERDYIE_Pos) íRCC_CIER_HSERDYIE RCC_CIER_HSERDYIE_Msk îRCC_CIER_PLLRDYIE_Pos (4U) ïRCC_CIER_PLLRDYIE_Msk (0x1UL << RCC_CIER_PLLRDYIE_Pos) ðRCC_CIER_PLLRDYIE RCC_CIER_PLLRDYIE_Msk ñRCC_CIER_MSIRDYIE_Pos (5U) òRCC_CIER_MSIRDYIE_Msk (0x1UL << RCC_CIER_MSIRDYIE_Pos) óRCC_CIER_MSIRDYIE RCC_CIER_MSIRDYIE_Msk ôRCC_CIER_CSSLSE_Pos (7U) õRCC_CIER_CSSLSE_Msk (0x1UL << RCC_CIER_CSSLSE_Pos) öRCC_CIER_CSSLSE RCC_CIER_CSSLSE_Msk ùRCC_CIER_LSECSSIE RCC_CIER_CSSLSE üRCC_CIFR_LSIRDYF_Pos (0U) ýRCC_CIFR_LSIRDYF_Msk (0x1UL << RCC_CIFR_LSIRDYF_Pos) þRCC_CIFR_LSIRDYF RCC_CIFR_LSIRDYF_Msk ÿRCC_CIFR_LSERDYF_Pos (1U) RCC_CIFR_LSERDYF_Msk (0x1UL << RCC_CIFR_LSERDYF_Pos) RCC_CIFR_LSERDYF RCC_CIFR_LSERDYF_Msk RCC_CIFR_HSIRDYF_Pos (2U) RCC_CIFR_HSIRDYF_Msk (0x1UL << RCC_CIFR_HSIRDYF_Pos) RCC_CIFR_HSIRDYF RCC_CIFR_HSIRDYF_Msk
RCC_CIFR_HSERDYF_Pos (3U) RCC_CIFR_HSERDYF_Msk (0x1UL << RCC_CIFR_HSERDYF_Pos) RCC_CIFR_HSERDYF RCC_CIFR_HSERDYF_Msk RCC_CIFR_PLLRDYF_Pos (4U) RCC_CIFR_PLLRDYF_Msk (0x1UL << RCC_CIFR_PLLRDYF_Pos) RCC_CIFR_PLLRDYF RCC_CIFR_PLLRDYF_Msk RCC_CIFR_MSIRDYF_Pos (5U) RCC_CIFR_MSIRDYF_Msk (0x1UL << RCC_CIFR_MSIRDYF_Pos) RCC_CIFR_MSIRDYF RCC_CIFR_MSIRDYF_Msk RCC_CIFR_CSSLSEF_Pos (7U) RCC_CIFR_CSSLSEF_Msk (0x1UL << RCC_CIFR_CSSLSEF_Pos) RCC_CIFR_CSSLSEF RCC_CIFR_CSSLSEF_Msk RCC_CIFR_CSSHSEF_Pos (8U) RCC_CIFR_CSSHSEF_Msk (0x1UL << RCC_CIFR_CSSHSEF_Pos) RCC_CIFR_CSSHSEF RCC_CIFR_CSSHSEF_Msk RCC_CIFR_LSECSSF RCC_CIFR_CSSLSEF RCC_CIFR_CSSF RCC_CIFR_CSSHSEF RCC_CICR_LSIRDYC_Pos (0U) RCC_CICR_LSIRDYC_Msk (0x1UL << RCC_CICR_LSIRDYC_Pos) RCC_CICR_LSIRDYC RCC_CICR_LSIRDYC_Msk RCC_CICR_LSERDYC_Pos (1U) RCC_CICR_LSERDYC_Msk (0x1UL << RCC_CICR_LSERDYC_Pos) RCC_CICR_LSERDYC RCC_CICR_LSERDYC_Msk RCC_CICR_HSIRDYC_Pos (2U) ¡ RCC_CICR_HSIRDYC_Msk (0x1UL << RCC_CICR_HSIRDYC_Pos) ¢ RCC_CICR_HSIRDYC RCC_CICR_HSIRDYC_Msk £ RCC_CICR_HSERDYC_Pos (3U) ¤ RCC_CICR_HSERDYC_Msk (0x1UL << RCC_CICR_HSERDYC_Pos) ¥ RCC_CICR_HSERDYC RCC_CICR_HSERDYC_Msk ¦ RCC_CICR_PLLRDYC_Pos (4U) § RCC_CICR_PLLRDYC_Msk (0x1UL << RCC_CICR_PLLRDYC_Pos) ¨ RCC_CICR_PLLRDYC RCC_CICR_PLLRDYC_Msk © RCC_CICR_MSIRDYC_Pos (5U) ª RCC_CICR_MSIRDYC_Msk (0x1UL << RCC_CICR_MSIRDYC_Pos) « RCC_CICR_MSIRDYC RCC_CICR_MSIRDYC_Msk ¬ RCC_CICR_CSSLSEC_Pos (7U) RCC_CICR_CSSLSEC_Msk (0x1UL << RCC_CICR_CSSLSEC_Pos) ® RCC_CICR_CSSLSEC RCC_CICR_CSSLSEC_Msk ¯ RCC_CICR_CSSHSEC_Pos (8U) ° RCC_CICR_CSSHSEC_Msk (0x1UL << RCC_CICR_CSSHSEC_Pos) ± RCC_CICR_CSSHSEC RCC_CICR_CSSHSEC_Msk ´ RCC_CICR_LSECSSC RCC_CICR_CSSLSEC µ RCC_CICR_CSSC RCC_CICR_CSSHSEC · RCC_IOPRSTR_IOPARST_Pos (0U) ¸ RCC_IOPRSTR_IOPARST_Msk (0x1UL << RCC_IOPRSTR_IOPARST_Pos) ¹ RCC_IOPRSTR_IOPARST RCC_IOPRSTR_IOPARST_Msk º RCC_IOPRSTR_IOPBRST_Pos (1U) » RCC_IOPRSTR_IOPBRST_Msk (0x1UL << RCC_IOPRSTR_IOPBRST_Pos) ¼ RCC_IOPRSTR_IOPBRST RCC_IOPRSTR_IOPBRST_Msk ½ RCC_IOPRSTR_IOPCRST_Pos (2U) ¾ RCC_IOPRSTR_IOPCRST_Msk (0x1UL << RCC_IOPRSTR_IOPCRST_Pos) ¿ RCC_IOPRSTR_IOPCRST RCC_IOPRSTR_IOPCRST_Msk À RCC_IOPRSTR_IOPDRST_Pos (3U) Á RCC_IOPRSTR_IOPDRST_Msk (0x1UL << RCC_IOPRSTR_IOPDRST_Pos)  RCC_IOPRSTR_IOPDRST RCC_IOPRSTR_IOPDRST_Msk à RCC_IOPRSTR_IOPERST_Pos (4U) Ä RCC_IOPRSTR_IOPERST_Msk (0x1UL << RCC_IOPRSTR_IOPERST_Pos) Å RCC_IOPRSTR_IOPERST RCC_IOPRSTR_IOPERST_Msk Æ RCC_IOPRSTR_IOPHRST_Pos (7U) Ç RCC_IOPRSTR_IOPHRST_Msk (0x1UL << RCC_IOPRSTR_IOPHRST_Pos) È RCC_IOPRSTR_IOPHRST RCC_IOPRSTR_IOPHRST_Msk Ë RCC_IOPRSTR_GPIOARST RCC_IOPRSTR_IOPARST Ì RCC_IOPRSTR_GPIOBRST RCC_IOPRSTR_IOPBRST Í RCC_IOPRSTR_GPIOCRST RCC_IOPRSTR_IOPCRST Î RCC_IOPRSTR_GPIODRST RCC_IOPRSTR_IOPDRST Ï RCC_IOPRSTR_GPIOERST RCC_IOPRSTR_IOPERST Ð RCC_IOPRSTR_GPIOHRST RCC_IOPRSTR_IOPHRST Ô RCC_AHBRSTR_DMARST_Pos (0U) Õ RCC_AHBRSTR_DMARST_Msk (0x1UL << RCC_AHBRSTR_DMARST_Pos) Ö RCC_AHBRSTR_DMARST RCC_AHBRSTR_DMARST_Msk × RCC_AHBRSTR_MIFRST_Pos (8U) Ø RCC_AHBRSTR_MIFRST_Msk (0x1UL << RCC_AHBRSTR_MIFRST_Pos) Ù RCC_AHBRSTR_MIFRST RCC_AHBRSTR_MIFRST_Msk Ú RCC_AHBRSTR_CRCRST_Pos (12U) Û RCC_AHBRSTR_CRCRST_Msk (0x1UL << RCC_AHBRSTR_CRCRST_Pos) Ü RCC_AHBRSTR_CRCRST RCC_AHBRSTR_CRCRST_Msk ß RCC_AHBRSTR_DMA1RST RCC_AHBRSTR_DMARST â RCC_APB2RSTR_SYSCFGRST_Pos (0U) ã RCC_APB2RSTR_SYSCFGRST_Msk (0x1UL << RCC_APB2RSTR_SYSCFGRST_Pos) ä RCC_APB2RSTR_SYSCFGRST RCC_APB2RSTR_SYSCFGRST_Msk å RCC_APB2RSTR_TIM21RST_Pos (2U) æ RCC_APB2RSTR_TIM21RST_Msk (0x1UL << RCC_APB2RSTR_TIM21RST_Pos) ç RCC_APB2RSTR_TIM21RST RCC_APB2RSTR_TIM21RST_Msk è RCC_APB2RSTR_TIM22RST_Pos (5U) é RCC_APB2RSTR_TIM22RST_Msk (0x1UL << RCC_APB2RSTR_TIM22RST_Pos) ê RCC_APB2RSTR_TIM22RST RCC_APB2RSTR_TIM22RST_Msk ë RCC_APB2RSTR_ADCRST_Pos (9U) ì RCC_APB2RSTR_ADCRST_Msk (0x1UL << RCC_APB2RSTR_ADCRST_Pos) í RCC_APB2RSTR_ADCRST RCC_APB2RSTR_ADCRST_Msk î RCC_APB2RSTR_SPI1RST_Pos (12U) ï RCC_APB2RSTR_SPI1RST_Msk (0x1UL << RCC_APB2RSTR_SPI1RST_Pos) ð RCC_APB2RSTR_SPI1RST RCC_APB2RSTR_SPI1RST_Msk ñ RCC_APB2RSTR_USART1RST_Pos (14U) ò RCC_APB2RSTR_USART1RST_Msk (0x1UL << RCC_APB2RSTR_USART1RST_Pos) ó RCC_APB2RSTR_USART1RST RCC_APB2RSTR_USART1RST_Msk ô RCC_APB2RSTR_DBGRST_Pos (22U) õ RCC_APB2RSTR_DBGRST_Msk (0x1UL << RCC_APB2RSTR_DBGRST_Pos) ö RCC_APB2RSTR_DBGRST RCC_APB2RSTR_DBGRST_Msk ù RCC_APB2RSTR_ADC1RST RCC_APB2RSTR_ADCRST ú RCC_APB2RSTR_DBGMCURST RCC_APB2RSTR_DBGRST ý RCC_APB1RSTR_TIM2RST_Pos (0U) þ RCC_APB1RSTR_TIM2RST_Msk (0x1UL << RCC_APB1RSTR_TIM2RST_Pos) ÿ RCC_APB1RSTR_TIM2RST RCC_APB1RSTR_TIM2RST_Msk RCC_APB1RSTR_TIM3RST_Pos (1U) RCC_APB1RSTR_TIM3RST_Msk (0x1UL << RCC_APB1RSTR_TIM3RST_Pos) RCC_APB1RSTR_TIM3RST RCC_APB1RSTR_TIM3RST_Msk RCC_APB1RSTR_TIM6RST_Pos (4U) RCC_APB1RSTR_TIM6RST_Msk (0x1UL << RCC_APB1RSTR_TIM6RST_Pos)
RCC_APB1RSTR_TIM6RST RCC_APB1RSTR_TIM6RST_Msk RCC_APB1RSTR_TIM7RST_Pos (5U) RCC_APB1RSTR_TIM7RST_Msk (0x1UL << RCC_APB1RSTR_TIM7RST_Pos) RCC_APB1RSTR_TIM7RST RCC_APB1RSTR_TIM7RST_Msk RCC_APB1RSTR_WWDGRST_Pos (11U) RCC_APB1RSTR_WWDGRST_Msk (0x1UL << RCC_APB1RSTR_WWDGRST_Pos) RCC_APB1RSTR_WWDGRST RCC_APB1RSTR_WWDGRST_Msk RCC_APB1RSTR_SPI2RST_Pos (14U) RCC_APB1RSTR_SPI2RST_Msk (0x1UL << RCC_APB1RSTR_SPI2RST_Pos) RCC_APB1RSTR_SPI2RST RCC_APB1RSTR_SPI2RST_Msk RCC_APB1RSTR_USART2RST_Pos (17U) RCC_APB1RSTR_USART2RST_Msk (0x1UL << RCC_APB1RSTR_USART2RST_Pos) RCC_APB1RSTR_USART2RST RCC_APB1RSTR_USART2RST_Msk RCC_APB1RSTR_LPUART1RST_Pos (18U) RCC_APB1RSTR_LPUART1RST_Msk (0x1UL << RCC_APB1RSTR_LPUART1RST_Pos) RCC_APB1RSTR_LPUART1RST RCC_APB1RSTR_LPUART1RST_Msk RCC_APB1RSTR_USART4RST_Pos (19U) RCC_APB1RSTR_USART4RST_Msk (0x1UL << RCC_APB1RSTR_USART4RST_Pos) RCC_APB1RSTR_USART4RST RCC_APB1RSTR_USART4RST_Msk RCC_APB1RSTR_USART5RST_Pos (20U) RCC_APB1RSTR_USART5RST_Msk (0x1UL << RCC_APB1RSTR_USART5RST_Pos) RCC_APB1RSTR_USART5RST RCC_APB1RSTR_USART5RST_Msk RCC_APB1RSTR_I2C1RST_Pos (21U) RCC_APB1RSTR_I2C1RST_Msk (0x1UL << RCC_APB1RSTR_I2C1RST_Pos) RCC_APB1RSTR_I2C1RST RCC_APB1RSTR_I2C1RST_Msk RCC_APB1RSTR_I2C2RST_Pos (22U) RCC_APB1RSTR_I2C2RST_Msk (0x1UL << RCC_APB1RSTR_I2C2RST_Pos) RCC_APB1RSTR_I2C2RST RCC_APB1RSTR_I2C2RST_Msk ¡ RCC_APB1RSTR_PWRRST_Pos (28U) ¢ RCC_APB1RSTR_PWRRST_Msk (0x1UL << RCC_APB1RSTR_PWRRST_Pos) £ RCC_APB1RSTR_PWRRST RCC_APB1RSTR_PWRRST_Msk ¤ RCC_APB1RSTR_I2C3RST_Pos (30U) ¥ RCC_APB1RSTR_I2C3RST_Msk (0x1UL << RCC_APB1RSTR_I2C3RST_Pos) ¦ RCC_APB1RSTR_I2C3RST RCC_APB1RSTR_I2C3RST_Msk § RCC_APB1RSTR_LPTIM1RST_Pos (31U) ¨ RCC_APB1RSTR_LPTIM1RST_Msk (0x1UL << RCC_APB1RSTR_LPTIM1RST_Pos) © RCC_APB1RSTR_LPTIM1RST RCC_APB1RSTR_LPTIM1RST_Msk ¬ RCC_IOPENR_IOPAEN_Pos (0U) RCC_IOPENR_IOPAEN_Msk (0x1UL << RCC_IOPENR_IOPAEN_Pos) ® RCC_IOPENR_IOPAEN RCC_IOPENR_IOPAEN_Msk ¯ RCC_IOPENR_IOPBEN_Pos (1U) ° RCC_IOPENR_IOPBEN_Msk (0x1UL << RCC_IOPENR_IOPBEN_Pos) ± RCC_IOPENR_IOPBEN RCC_IOPENR_IOPBEN_Msk ² RCC_IOPENR_IOPCEN_Pos (2U) ³ RCC_IOPENR_IOPCEN_Msk (0x1UL << RCC_IOPENR_IOPCEN_Pos) ´ RCC_IOPENR_IOPCEN RCC_IOPENR_IOPCEN_Msk µ RCC_IOPENR_IOPDEN_Pos (3U) ¶ RCC_IOPENR_IOPDEN_Msk (0x1UL << RCC_IOPENR_IOPDEN_Pos) · RCC_IOPENR_IOPDEN RCC_IOPENR_IOPDEN_Msk ¸ RCC_IOPENR_IOPEEN_Pos (4U) ¹ RCC_IOPENR_IOPEEN_Msk (0x1UL << RCC_IOPENR_IOPEEN_Pos) º RCC_IOPENR_IOPEEN RCC_IOPENR_IOPEEN_Msk » RCC_IOPENR_IOPHEN_Pos (7U) ¼ RCC_IOPENR_IOPHEN_Msk (0x1UL << RCC_IOPENR_IOPHEN_Pos) ½ RCC_IOPENR_IOPHEN RCC_IOPENR_IOPHEN_Msk À RCC_IOPENR_GPIOAEN RCC_IOPENR_IOPAEN Á RCC_IOPENR_GPIOBEN RCC_IOPENR_IOPBEN Â RCC_IOPENR_GPIOCEN RCC_IOPENR_IOPCEN Ã RCC_IOPENR_GPIODEN RCC_IOPENR_IOPDEN Ä RCC_IOPENR_GPIOEEN RCC_IOPENR_IOPEEN Å RCC_IOPENR_GPIOHEN RCC_IOPENR_IOPHEN È RCC_AHBENR_DMAEN_Pos (0U) É RCC_AHBENR_DMAEN_Msk (0x1UL << RCC_AHBENR_DMAEN_Pos) Ê RCC_AHBENR_DMAEN RCC_AHBENR_DMAEN_Msk Ë RCC_AHBENR_MIFEN_Pos (8U) Ì RCC_AHBENR_MIFEN_Msk (0x1UL << RCC_AHBENR_MIFEN_Pos) Í RCC_AHBENR_MIFEN RCC_AHBENR_MIFEN_Msk Î RCC_AHBENR_CRCEN_Pos (12U) Ï RCC_AHBENR_CRCEN_Msk (0x1UL << RCC_AHBENR_CRCEN_Pos) Ð RCC_AHBENR_CRCEN RCC_AHBENR_CRCEN_Msk Ó RCC_AHBENR_DMA1EN RCC_AHBENR_DMAEN Ö RCC_APB2ENR_SYSCFGEN_Pos (0U) × RCC_APB2ENR_SYSCFGEN_Msk (0x1UL << RCC_APB2ENR_SYSCFGEN_Pos) Ø RCC_APB2ENR_SYSCFGEN RCC_APB2ENR_SYSCFGEN_Msk Ù RCC_APB2ENR_TIM21EN_Pos (2U) Ú RCC_APB2ENR_TIM21EN_Msk (0x1UL << RCC_APB2ENR_TIM21EN_Pos) Û RCC_APB2ENR_TIM21EN RCC_APB2ENR_TIM21EN_Msk Ü RCC_APB2ENR_TIM22EN_Pos (5U) Ý RCC_APB2ENR_TIM22EN_Msk (0x1UL << RCC_APB2ENR_TIM22EN_Pos) Þ RCC_APB2ENR_TIM22EN RCC_APB2ENR_TIM22EN_Msk ß RCC_APB2ENR_FWEN_Pos (7U) à RCC_APB2ENR_FWEN_Msk (0x1UL << RCC_APB2ENR_FWEN_Pos) á RCC_APB2ENR_FWEN RCC_APB2ENR_FWEN_Msk â RCC_APB2ENR_ADCEN_Pos (9U) ã RCC_APB2ENR_ADCEN_Msk (0x1UL << RCC_APB2ENR_ADCEN_Pos) ä RCC_APB2ENR_ADCEN RCC_APB2ENR_ADCEN_Msk å RCC_APB2ENR_SPI1EN_Pos (12U) æ RCC_APB2ENR_SPI1EN_Msk (0x1UL << RCC_APB2ENR_SPI1EN_Pos) ç RCC_APB2ENR_SPI1EN RCC_APB2ENR_SPI1EN_Msk è RCC_APB2ENR_USART1EN_Pos (14U) é RCC_APB2ENR_USART1EN_Msk (0x1UL << RCC_APB2ENR_USART1EN_Pos) ê RCC_APB2ENR_USART1EN RCC_APB2ENR_USART1EN_Msk ë RCC_APB2ENR_DBGEN_Pos (22U) ì RCC_APB2ENR_DBGEN_Msk (0x1UL << RCC_APB2ENR_DBGEN_Pos) í RCC_APB2ENR_DBGEN RCC_APB2ENR_DBGEN_Msk ñ RCC_APB2ENR_MIFIEN RCC_APB2ENR_FWEN ò RCC_APB2ENR_ADC1EN RCC_APB2ENR_ADCEN ó RCC_APB2ENR_DBGMCUEN RCC_APB2ENR_DBGEN ö RCC_APB1ENR_TIM2EN_Pos (0U) ÷ RCC_APB1ENR_TIM2EN_Msk (0x1UL << RCC_APB1ENR_TIM2EN_Pos) ø RCC_APB1ENR_TIM2EN RCC_APB1ENR_TIM2EN_Msk ù RCC_APB1ENR_TIM3EN_Pos (1U) ú RCC_APB1ENR_TIM3EN_Msk (0x1UL << RCC_APB1ENR_TIM3EN_Pos) û RCC_APB1ENR_TIM3EN RCC_APB1ENR_TIM3EN_Msk ü RCC_APB1ENR_TIM6EN_Pos (4U) ý RCC_APB1ENR_TIM6EN_Msk (0x1UL << RCC_APB1ENR_TIM6EN_Pos) þ RCC_APB1ENR_TIM6EN RCC_APB1ENR_TIM6EN_Msk ÿ RCC_APB1ENR_TIM7EN_Pos (5U) RCC_APB1ENR_TIM7EN_Msk (0x1UL << RCC_APB1ENR_TIM7EN_Pos) RCC_APB1ENR_TIM7EN RCC_APB1ENR_TIM7EN_Msk RCC_APB1ENR_WWDGEN_Pos (11U) RCC_APB1ENR_WWDGEN_Msk (0x1UL << RCC_APB1ENR_WWDGEN_Pos) RCC_APB1ENR_WWDGEN RCC_APB1ENR_WWDGEN_Msk
RCC_APB1ENR_SPI2EN_Pos (14U) RCC_APB1ENR_SPI2EN_Msk (0x1UL << RCC_APB1ENR_SPI2EN_Pos) RCC_APB1ENR_SPI2EN RCC_APB1ENR_SPI2EN_Msk RCC_APB1ENR_USART2EN_Pos (17U) RCC_APB1ENR_USART2EN_Msk (0x1UL << RCC_APB1ENR_USART2EN_Pos) RCC_APB1ENR_USART2EN RCC_APB1ENR_USART2EN_Msk RCC_APB1ENR_LPUART1EN_Pos (18U) RCC_APB1ENR_LPUART1EN_Msk (0x1UL << RCC_APB1ENR_LPUART1EN_Pos) RCC_APB1ENR_LPUART1EN RCC_APB1ENR_LPUART1EN_Msk RCC_APB1ENR_USART4EN_Pos (19U) RCC_APB1ENR_USART4EN_Msk (0x1UL << RCC_APB1ENR_USART4EN_Pos) RCC_APB1ENR_USART4EN RCC_APB1ENR_USART4EN_Msk RCC_APB1ENR_USART5EN_Pos (20U) RCC_APB1ENR_USART5EN_Msk (0x1UL << RCC_APB1ENR_USART5EN_Pos) RCC_APB1ENR_USART5EN RCC_APB1ENR_USART5EN_Msk RCC_APB1ENR_I2C1EN_Pos (21U) RCC_APB1ENR_I2C1EN_Msk (0x1UL << RCC_APB1ENR_I2C1EN_Pos) RCC_APB1ENR_I2C1EN RCC_APB1ENR_I2C1EN_Msk RCC_APB1ENR_I2C2EN_Pos (22U) RCC_APB1ENR_I2C2EN_Msk (0x1UL << RCC_APB1ENR_I2C2EN_Pos) RCC_APB1ENR_I2C2EN RCC_APB1ENR_I2C2EN_Msk RCC_APB1ENR_PWREN_Pos (28U) RCC_APB1ENR_PWREN_Msk (0x1UL << RCC_APB1ENR_PWREN_Pos) RCC_APB1ENR_PWREN RCC_APB1ENR_PWREN_Msk RCC_APB1ENR_I2C3EN_Pos (30U) RCC_APB1ENR_I2C3EN_Msk (0x1UL << RCC_APB1ENR_I2C3EN_Pos) RCC_APB1ENR_I2C3EN RCC_APB1ENR_I2C3EN_Msk RCC_APB1ENR_LPTIM1EN_Pos (31U) ¡ RCC_APB1ENR_LPTIM1EN_Msk (0x1UL << RCC_APB1ENR_LPTIM1EN_Pos) ¢ RCC_APB1ENR_LPTIM1EN RCC_APB1ENR_LPTIM1EN_Msk ¥ RCC_IOPSMENR_IOPASMEN_Pos (0U) ¦ RCC_IOPSMENR_IOPASMEN_Msk (0x1UL << RCC_IOPSMENR_IOPASMEN_Pos) § RCC_IOPSMENR_IOPASMEN RCC_IOPSMENR_IOPASMEN_Msk ¨ RCC_IOPSMENR_IOPBSMEN_Pos (1U) © RCC_IOPSMENR_IOPBSMEN_Msk (0x1UL << RCC_IOPSMENR_IOPBSMEN_Pos) ª RCC_IOPSMENR_IOPBSMEN RCC_IOPSMENR_IOPBSMEN_Msk « RCC_IOPSMENR_IOPCSMEN_Pos (2U) ¬ RCC_IOPSMENR_IOPCSMEN_Msk (0x1UL << RCC_IOPSMENR_IOPCSMEN_Pos) RCC_IOPSMENR_IOPCSMEN RCC_IOPSMENR_IOPCSMEN_Msk ® RCC_IOPSMENR_IOPDSMEN_Pos (3U) ¯ RCC_IOPSMENR_IOPDSMEN_Msk (0x1UL << RCC_IOPSMENR_IOPDSMEN_Pos) ° RCC_IOPSMENR_IOPDSMEN RCC_IOPSMENR_IOPDSMEN_Msk ± RCC_IOPSMENR_IOPESMEN_Pos (4U) ² RCC_IOPSMENR_IOPESMEN_Msk (0x1UL << RCC_IOPSMENR_IOPESMEN_Pos) ³ RCC_IOPSMENR_IOPESMEN RCC_IOPSMENR_IOPESMEN_Msk ´ RCC_IOPSMENR_IOPHSMEN_Pos (7U) µ RCC_IOPSMENR_IOPHSMEN_Msk (0x1UL << RCC_IOPSMENR_IOPHSMEN_Pos) ¶ RCC_IOPSMENR_IOPHSMEN RCC_IOPSMENR_IOPHSMEN_Msk ¹ RCC_IOPSMENR_GPIOASMEN RCC_IOPSMENR_IOPASMEN º RCC_IOPSMENR_GPIOBSMEN RCC_IOPSMENR_IOPBSMEN » RCC_IOPSMENR_GPIOCSMEN RCC_IOPSMENR_IOPCSMEN ¼ RCC_IOPSMENR_GPIODSMEN RCC_IOPSMENR_IOPDSMEN ½ RCC_IOPSMENR_GPIOESMEN RCC_IOPSMENR_IOPESMEN ¾ RCC_IOPSMENR_GPIOHSMEN RCC_IOPSMENR_IOPHSMEN Á RCC_AHBSMENR_DMASMEN_Pos (0U) Â RCC_AHBSMENR_DMASMEN_Msk (0x1UL << RCC_AHBSMENR_DMASMEN_Pos) Ã RCC_AHBSMENR_DMASMEN RCC_AHBSMENR_DMASMEN_Msk Ä RCC_AHBSMENR_MIFSMEN_Pos (8U) Å RCC_AHBSMENR_MIFSMEN_Msk (0x1UL << RCC_AHBSMENR_MIFSMEN_Pos) Æ RCC_AHBSMENR_MIFSMEN RCC_AHBSMENR_MIFSMEN_Msk Ç RCC_AHBSMENR_SRAMSMEN_Pos (9U) È RCC_AHBSMENR_SRAMSMEN_Msk (0x1UL << RCC_AHBSMENR_SRAMSMEN_Pos) É RCC_AHBSMENR_SRAMSMEN RCC_AHBSMENR_SRAMSMEN_Msk Ê RCC_AHBSMENR_CRCSMEN_Pos (12U) Ë RCC_AHBSMENR_CRCSMEN_Msk (0x1UL << RCC_AHBSMENR_CRCSMEN_Pos) Ì RCC_AHBSMENR_CRCSMEN RCC_AHBSMENR_CRCSMEN_Msk Ï RCC_AHBSMENR_DMA1SMEN RCC_AHBSMENR_DMASMEN Ò RCC_APB2SMENR_SYSCFGSMEN_Pos (0U) Ó RCC_APB2SMENR_SYSCFGSMEN_Msk (0x1UL << RCC_APB2SMENR_SYSCFGSMEN_Pos) Ô RCC_APB2SMENR_SYSCFGSMEN RCC_APB2SMENR_SYSCFGSMEN_Msk Õ RCC_APB2SMENR_TIM21SMEN_Pos (2U) Ö RCC_APB2SMENR_TIM21SMEN_Msk (0x1UL << RCC_APB2SMENR_TIM21SMEN_Pos) × RCC_APB2SMENR_TIM21SMEN RCC_APB2SMENR_TIM21SMEN_Msk Ø RCC_APB2SMENR_TIM22SMEN_Pos (5U) Ù RCC_APB2SMENR_TIM22SMEN_Msk (0x1UL << RCC_APB2SMENR_TIM22SMEN_Pos) Ú RCC_APB2SMENR_TIM22SMEN RCC_APB2SMENR_TIM22SMEN_Msk Û RCC_APB2SMENR_ADCSMEN_Pos (9U) Ü RCC_APB2SMENR_ADCSMEN_Msk (0x1UL << RCC_APB2SMENR_ADCSMEN_Pos) Ý RCC_APB2SMENR_ADCSMEN RCC_APB2SMENR_ADCSMEN_Msk Þ RCC_APB2SMENR_SPI1SMEN_Pos (12U) ß RCC_APB2SMENR_SPI1SMEN_Msk (0x1UL << RCC_APB2SMENR_SPI1SMEN_Pos) à RCC_APB2SMENR_SPI1SMEN RCC_APB2SMENR_SPI1SMEN_Msk á RCC_APB2SMENR_USART1SMEN_Pos (14U) â RCC_APB2SMENR_USART1SMEN_Msk (0x1UL << RCC_APB2SMENR_USART1SMEN_Pos) ã RCC_APB2SMENR_USART1SMEN RCC_APB2SMENR_USART1SMEN_Msk ä RCC_APB2SMENR_DBGSMEN_Pos (22U) å RCC_APB2SMENR_DBGSMEN_Msk (0x1UL << RCC_APB2SMENR_DBGSMEN_Pos) æ RCC_APB2SMENR_DBGSMEN RCC_APB2SMENR_DBGSMEN_Msk é RCC_APB2SMENR_ADC1SMEN RCC_APB2SMENR_ADCSMEN ê RCC_APB2SMENR_DBGMCUSMEN RCC_APB2SMENR_DBGSMEN í RCC_APB1SMENR_TIM2SMEN_Pos (0U) î RCC_APB1SMENR_TIM2SMEN_Msk (0x1UL << RCC_APB1SMENR_TIM2SMEN_Pos) ï RCC_APB1SMENR_TIM2SMEN RCC_APB1SMENR_TIM2SMEN_Msk ð RCC_APB1SMENR_TIM3SMEN_Pos (1U) ñ RCC_APB1SMENR_TIM3SMEN_Msk (0x1UL << RCC_APB1SMENR_TIM3SMEN_Pos) ò RCC_APB1SMENR_TIM3SMEN RCC_APB1SMENR_TIM3SMEN_Msk ó RCC_APB1SMENR_TIM6SMEN_Pos (4U) ô RCC_APB1SMENR_TIM6SMEN_Msk (0x1UL << RCC_APB1SMENR_TIM6SMEN_Pos) õ RCC_APB1SMENR_TIM6SMEN RCC_APB1SMENR_TIM6SMEN_Msk ö RCC_APB1SMENR_TIM7SMEN_Pos (5U) ÷ RCC_APB1SMENR_TIM7SMEN_Msk (0x1UL << RCC_APB1SMENR_TIM7SMEN_Pos) ø RCC_APB1SMENR_TIM7SMEN RCC_APB1SMENR_TIM7SMEN_Msk ù RCC_APB1SMENR_WWDGSMEN_Pos (11U) ú RCC_APB1SMENR_WWDGSMEN_Msk (0x1UL << RCC_APB1SMENR_WWDGSMEN_Pos) û RCC_APB1SMENR_WWDGSMEN RCC_APB1SMENR_WWDGSMEN_Msk ü RCC_APB1SMENR_SPI2SMEN_Pos (14U) ý RCC_APB1SMENR_SPI2SMEN_Msk (0x1UL << RCC_APB1SMENR_SPI2SMEN_Pos) þ RCC_APB1SMENR_SPI2SMEN RCC_APB1SMENR_SPI2SMEN_Msk ÿ RCC_APB1SMENR_USART2SMEN_Pos (17U) RCC_APB1SMENR_USART2SMEN_Msk (0x1UL << RCC_APB1SMENR_USART2SMEN_Pos) RCC_APB1SMENR_USART2SMEN RCC_APB1SMENR_USART2SMEN_Msk RCC_APB1SMENR_LPUART1SMEN_Pos (18U) RCC_APB1SMENR_LPUART1SMEN_Msk (0x1UL << RCC_APB1SMENR_LPUART1SMEN_Pos) RCC_APB1SMENR_LPUART1SMEN RCC_APB1SMENR_LPUART1SMEN_Msk
RCC_APB1SMENR_USART4SMEN_Pos (19U) RCC_APB1SMENR_USART4SMEN_Msk (0x1UL << RCC_APB1SMENR_USART4SMEN_Pos) RCC_APB1SMENR_USART4SMEN RCC_APB1SMENR_USART4SMEN_Msk RCC_APB1SMENR_USART5SMEN_Pos (20U) RCC_APB1SMENR_USART5SMEN_Msk (0x1UL << RCC_APB1SMENR_USART5SMEN_Pos) RCC_APB1SMENR_USART5SMEN RCC_APB1SMENR_USART5SMEN_Msk RCC_APB1SMENR_I2C1SMEN_Pos (21U) RCC_APB1SMENR_I2C1SMEN_Msk (0x1UL << RCC_APB1SMENR_I2C1SMEN_Pos) RCC_APB1SMENR_I2C1SMEN RCC_APB1SMENR_I2C1SMEN_Msk RCC_APB1SMENR_I2C2SMEN_Pos (22U) RCC_APB1SMENR_I2C2SMEN_Msk (0x1UL << RCC_APB1SMENR_I2C2SMEN_Pos) RCC_APB1SMENR_I2C2SMEN RCC_APB1SMENR_I2C2SMEN_Msk RCC_APB1SMENR_PWRSMEN_Pos (28U) RCC_APB1SMENR_PWRSMEN_Msk (0x1UL << RCC_APB1SMENR_PWRSMEN_Pos) RCC_APB1SMENR_PWRSMEN RCC_APB1SMENR_PWRSMEN_Msk RCC_APB1SMENR_I2C3SMEN_Pos (30U) RCC_APB1SMENR_I2C3SMEN_Msk (0x1UL << RCC_APB1SMENR_I2C3SMEN_Pos) RCC_APB1SMENR_I2C3SMEN RCC_APB1SMENR_I2C3SMEN_Msk RCC_APB1SMENR_LPTIM1SMEN_Pos (31U) RCC_APB1SMENR_LPTIM1SMEN_Msk (0x1UL << RCC_APB1SMENR_LPTIM1SMEN_Pos) RCC_APB1SMENR_LPTIM1SMEN RCC_APB1SMENR_LPTIM1SMEN_Msk RCC_CCIPR_USART1SEL_Pos (0U) RCC_CCIPR_USART1SEL_Msk (0x3UL << RCC_CCIPR_USART1SEL_Pos) RCC_CCIPR_USART1SEL RCC_CCIPR_USART1SEL_Msk RCC_CCIPR_USART1SEL_0 (0x1UL << RCC_CCIPR_USART1SEL_Pos) ¡ RCC_CCIPR_USART1SEL_1 (0x2UL << RCC_CCIPR_USART1SEL_Pos) ¤ RCC_CCIPR_USART2SEL_Pos (2U) ¥ RCC_CCIPR_USART2SEL_Msk (0x3UL << RCC_CCIPR_USART2SEL_Pos) ¦ RCC_CCIPR_USART2SEL RCC_CCIPR_USART2SEL_Msk § RCC_CCIPR_USART2SEL_0 (0x1UL << RCC_CCIPR_USART2SEL_Pos) ¨ RCC_CCIPR_USART2SEL_1 (0x2UL << RCC_CCIPR_USART2SEL_Pos) « RCC_CCIPR_LPUART1SEL_Pos (10U) ¬ RCC_CCIPR_LPUART1SEL_Msk (0x3UL << RCC_CCIPR_LPUART1SEL_Pos) RCC_CCIPR_LPUART1SEL RCC_CCIPR_LPUART1SEL_Msk ® RCC_CCIPR_LPUART1SEL_0 (0x1UL << RCC_CCIPR_LPUART1SEL_Pos) ¯ RCC_CCIPR_LPUART1SEL_1 (0x2UL << RCC_CCIPR_LPUART1SEL_Pos) ² RCC_CCIPR_I2C1SEL_Pos (12U) ³ RCC_CCIPR_I2C1SEL_Msk (0x3UL << RCC_CCIPR_I2C1SEL_Pos) ´ RCC_CCIPR_I2C1SEL RCC_CCIPR_I2C1SEL_Msk µ RCC_CCIPR_I2C1SEL_0 (0x1UL << RCC_CCIPR_I2C1SEL_Pos) ¶ RCC_CCIPR_I2C1SEL_1 (0x2UL << RCC_CCIPR_I2C1SEL_Pos) ¹ RCC_CCIPR_I2C3SEL_Pos (16U) º RCC_CCIPR_I2C3SEL_Msk (0x3UL << RCC_CCIPR_I2C3SEL_Pos) » RCC_CCIPR_I2C3SEL RCC_CCIPR_I2C3SEL_Msk ¼ RCC_CCIPR_I2C3SEL_0 (0x1UL << RCC_CCIPR_I2C3SEL_Pos) ½ RCC_CCIPR_I2C3SEL_1 (0x2UL << RCC_CCIPR_I2C3SEL_Pos) À RCC_CCIPR_LPTIM1SEL_Pos (18U) Á RCC_CCIPR_LPTIM1SEL_Msk (0x3UL << RCC_CCIPR_LPTIM1SEL_Pos)  RCC_CCIPR_LPTIM1SEL RCC_CCIPR_LPTIM1SEL_Msk à RCC_CCIPR_LPTIM1SEL_0 (0x1UL << RCC_CCIPR_LPTIM1SEL_Pos) Ä RCC_CCIPR_LPTIM1SEL_1 (0x2UL << RCC_CCIPR_LPTIM1SEL_Pos) Ç RCC_CSR_LSION_Pos (0U) È RCC_CSR_LSION_Msk (0x1UL << RCC_CSR_LSION_Pos) É RCC_CSR_LSION RCC_CSR_LSION_Msk Ê RCC_CSR_LSIRDY_Pos (1U) Ë RCC_CSR_LSIRDY_Msk (0x1UL << RCC_CSR_LSIRDY_Pos) Ì RCC_CSR_LSIRDY RCC_CSR_LSIRDY_Msk Î RCC_CSR_LSEON_Pos (8U) Ï RCC_CSR_LSEON_Msk (0x1UL << RCC_CSR_LSEON_Pos) Ð RCC_CSR_LSEON RCC_CSR_LSEON_Msk Ñ RCC_CSR_LSERDY_Pos (9U) Ò RCC_CSR_LSERDY_Msk (0x1UL << RCC_CSR_LSERDY_Pos) Ó RCC_CSR_LSERDY RCC_CSR_LSERDY_Msk Ô RCC_CSR_LSEBYP_Pos (10U) Õ RCC_CSR_LSEBYP_Msk (0x1UL << RCC_CSR_LSEBYP_Pos) Ö RCC_CSR_LSEBYP RCC_CSR_LSEBYP_Msk Ø RCC_CSR_LSEDRV_Pos (11U) Ù RCC_CSR_LSEDRV_Msk (0x3UL << RCC_CSR_LSEDRV_Pos) Ú RCC_CSR_LSEDRV RCC_CSR_LSEDRV_Msk Û RCC_CSR_LSEDRV_0 (0x1UL << RCC_CSR_LSEDRV_Pos) Ü RCC_CSR_LSEDRV_1 (0x2UL << RCC_CSR_LSEDRV_Pos) Þ RCC_CSR_LSECSSON_Pos (13U) ß RCC_CSR_LSECSSON_Msk (0x1UL << RCC_CSR_LSECSSON_Pos) à RCC_CSR_LSECSSON RCC_CSR_LSECSSON_Msk á RCC_CSR_LSECSSD_Pos (14U) â RCC_CSR_LSECSSD_Msk (0x1UL << RCC_CSR_LSECSSD_Pos) ã RCC_CSR_LSECSSD RCC_CSR_LSECSSD_Msk æ RCC_CSR_RTCSEL_Pos (16U) ç RCC_CSR_RTCSEL_Msk (0x3UL << RCC_CSR_RTCSEL_Pos) è RCC_CSR_RTCSEL RCC_CSR_RTCSEL_Msk é RCC_CSR_RTCSEL_0 (0x1UL << RCC_CSR_RTCSEL_Pos) ê RCC_CSR_RTCSEL_1 (0x2UL << RCC_CSR_RTCSEL_Pos) ì RCC_CSR_RTCSEL_NOCLOCK (0x00000000U) í RCC_CSR_RTCSEL_LSE_Pos (16U) î RCC_CSR_RTCSEL_LSE_Msk (0x1UL << RCC_CSR_RTCSEL_LSE_Pos) ï RCC_CSR_RTCSEL_LSE RCC_CSR_RTCSEL_LSE_Msk ð RCC_CSR_RTCSEL_LSI_Pos (17U) ñ RCC_CSR_RTCSEL_LSI_Msk (0x1UL << RCC_CSR_RTCSEL_LSI_Pos) ò RCC_CSR_RTCSEL_LSI RCC_CSR_RTCSEL_LSI_Msk ó RCC_CSR_RTCSEL_HSE_Pos (16U) ô RCC_CSR_RTCSEL_HSE_Msk (0x3UL << RCC_CSR_RTCSEL_HSE_Pos) õ RCC_CSR_RTCSEL_HSE RCC_CSR_RTCSEL_HSE_Msk ÷ RCC_CSR_RTCEN_Pos (18U) ø RCC_CSR_RTCEN_Msk (0x1UL << RCC_CSR_RTCEN_Pos) ù RCC_CSR_RTCEN RCC_CSR_RTCEN_Msk ú RCC_CSR_RTCRST_Pos (19U) û RCC_CSR_RTCRST_Msk (0x1UL << RCC_CSR_RTCRST_Pos) ü RCC_CSR_RTCRST RCC_CSR_RTCRST_Msk þ RCC_CSR_RMVF_Pos (23U) ÿ RCC_CSR_RMVF_Msk (0x1UL << RCC_CSR_RMVF_Pos) RCC_CSR_RMVF RCC_CSR_RMVF_Msk RCC_CSR_FWRSTF_Pos (24U) RCC_CSR_FWRSTF_Msk (0x1UL << RCC_CSR_FWRSTF_Pos) RCC_CSR_FWRSTF RCC_CSR_FWRSTF_Msk RCC_CSR_OBLRSTF_Pos (25U)
RCC_CSR_OBLRSTF_Msk (0x1UL << RCC_CSR_OBLRSTF_Pos) RCC_CSR_OBLRSTF RCC_CSR_OBLRSTF_Msk RCC_CSR_PINRSTF_Pos (26U) RCC_CSR_PINRSTF_Msk (0x1UL << RCC_CSR_PINRSTF_Pos) RCC_CSR_PINRSTF RCC_CSR_PINRSTF_Msk RCC_CSR_PORRSTF_Pos (27U) RCC_CSR_PORRSTF_Msk (0x1UL << RCC_CSR_PORRSTF_Pos) RCC_CSR_PORRSTF RCC_CSR_PORRSTF_Msk RCC_CSR_SFTRSTF_Pos (28U) RCC_CSR_SFTRSTF_Msk (0x1UL << RCC_CSR_SFTRSTF_Pos) RCC_CSR_SFTRSTF RCC_CSR_SFTRSTF_Msk RCC_CSR_IWDGRSTF_Pos (29U) RCC_CSR_IWDGRSTF_Msk (0x1UL << RCC_CSR_IWDGRSTF_Pos) RCC_CSR_IWDGRSTF RCC_CSR_IWDGRSTF_Msk RCC_CSR_WWDGRSTF_Pos (30U) RCC_CSR_WWDGRSTF_Msk (0x1UL << RCC_CSR_WWDGRSTF_Pos) RCC_CSR_WWDGRSTF RCC_CSR_WWDGRSTF_Msk RCC_CSR_LPWRRSTF_Pos (31U) RCC_CSR_LPWRRSTF_Msk (0x1UL << RCC_CSR_LPWRRSTF_Pos) RCC_CSR_LPWRRSTF RCC_CSR_LPWRRSTF_Msk RCC_CSR_OBL RCC_CSR_OBLRSTF ¦ RTC_TAMPER1_SUPPORT § RTC_TAMPER2_SUPPORT ¨ RTC_TAMPER3_SUPPORT © RTC_WAKEUP_SUPPORT ª RTC_BACKUP_SUPPORT RTC_TR_PM_Pos (22U) ® RTC_TR_PM_Msk (0x1UL << RTC_TR_PM_Pos) ¯ RTC_TR_PM RTC_TR_PM_Msk ° RTC_TR_HT_Pos (20U) ± RTC_TR_HT_Msk (0x3UL << RTC_TR_HT_Pos) ² RTC_TR_HT RTC_TR_HT_Msk ³ RTC_TR_HT_0 (0x1UL << RTC_TR_HT_Pos) ´ RTC_TR_HT_1 (0x2UL << RTC_TR_HT_Pos) µ RTC_TR_HU_Pos (16U) ¶ RTC_TR_HU_Msk (0xFUL << RTC_TR_HU_Pos) · RTC_TR_HU RTC_TR_HU_Msk ¸ RTC_TR_HU_0 (0x1UL << RTC_TR_HU_Pos) ¹ RTC_TR_HU_1 (0x2UL << RTC_TR_HU_Pos) º RTC_TR_HU_2 (0x4UL << RTC_TR_HU_Pos) » RTC_TR_HU_3 (0x8UL << RTC_TR_HU_Pos) ¼ RTC_TR_MNT_Pos (12U) ½ RTC_TR_MNT_Msk (0x7UL << RTC_TR_MNT_Pos) ¾ RTC_TR_MNT RTC_TR_MNT_Msk ¿ RTC_TR_MNT_0 (0x1UL << RTC_TR_MNT_Pos) À RTC_TR_MNT_1 (0x2UL << RTC_TR_MNT_Pos) Á RTC_TR_MNT_2 (0x4UL << RTC_TR_MNT_Pos) Â RTC_TR_MNU_Pos (8U) Ã RTC_TR_MNU_Msk (0xFUL << RTC_TR_MNU_Pos) Ä RTC_TR_MNU RTC_TR_MNU_Msk Å RTC_TR_MNU_0 (0x1UL << RTC_TR_MNU_Pos) Æ RTC_TR_MNU_1 (0x2UL << RTC_TR_MNU_Pos) Ç RTC_TR_MNU_2 (0x4UL << RTC_TR_MNU_Pos) È RTC_TR_MNU_3 (0x8UL << RTC_TR_MNU_Pos) É RTC_TR_ST_Pos (4U) Ê RTC_TR_ST_Msk (0x7UL << RTC_TR_ST_Pos) Ë RTC_TR_ST RTC_TR_ST_Msk Ì RTC_TR_ST_0 (0x1UL << RTC_TR_ST_Pos) Í RTC_TR_ST_1 (0x2UL << RTC_TR_ST_Pos) Î RTC_TR_ST_2 (0x4UL << RTC_TR_ST_Pos) Ï RTC_TR_SU_Pos (0U) Ð RTC_TR_SU_Msk (0xFUL << RTC_TR_SU_Pos) Ñ RTC_TR_SU RTC_TR_SU_Msk Ò RTC_TR_SU_0 (0x1UL << RTC_TR_SU_Pos) Ó RTC_TR_SU_1 (0x2UL << RTC_TR_SU_Pos) Ô RTC_TR_SU_2 (0x4UL << RTC_TR_SU_Pos) Õ RTC_TR_SU_3 (0x8UL << RTC_TR_SU_Pos) Ø RTC_DR_YT_Pos (20U) Ù RTC_DR_YT_Msk (0xFUL << RTC_DR_YT_Pos) Ú RTC_DR_YT RTC_DR_YT_Msk Û RTC_DR_YT_0 (0x1UL << RTC_DR_YT_Pos) Ü RTC_DR_YT_1 (0x2UL << RTC_DR_YT_Pos) Ý RTC_DR_YT_2 (0x4UL << RTC_DR_YT_Pos) Þ RTC_DR_YT_3 (0x8UL << RTC_DR_YT_Pos) ß RTC_DR_YU_Pos (16U) à RTC_DR_YU_Msk (0xFUL << RTC_DR_YU_Pos) á RTC_DR_YU RTC_DR_YU_Msk â RTC_DR_YU_0 (0x1UL << RTC_DR_YU_Pos) ã RTC_DR_YU_1 (0x2UL << RTC_DR_YU_Pos) ä RTC_DR_YU_2 (0x4UL << RTC_DR_YU_Pos) å RTC_DR_YU_3 (0x8UL << RTC_DR_YU_Pos) æ RTC_DR_WDU_Pos (13U) ç RTC_DR_WDU_Msk (0x7UL << RTC_DR_WDU_Pos) è RTC_DR_WDU RTC_DR_WDU_Msk é RTC_DR_WDU_0 (0x1UL << RTC_DR_WDU_Pos) ê RTC_DR_WDU_1 (0x2UL << RTC_DR_WDU_Pos) ë RTC_DR_WDU_2 (0x4UL << RTC_DR_WDU_Pos) ì RTC_DR_MT_Pos (12U) í RTC_DR_MT_Msk (0x1UL << RTC_DR_MT_Pos) î RTC_DR_MT RTC_DR_MT_Msk ï RTC_DR_MU_Pos (8U) ð RTC_DR_MU_Msk (0xFUL << RTC_DR_MU_Pos) ñ RTC_DR_MU RTC_DR_MU_Msk ò RTC_DR_MU_0 (0x1UL << RTC_DR_MU_Pos) ó RTC_DR_MU_1 (0x2UL << RTC_DR_MU_Pos) ô RTC_DR_MU_2 (0x4UL << RTC_DR_MU_Pos) õ RTC_DR_MU_3 (0x8UL << RTC_DR_MU_Pos) ö RTC_DR_DT_Pos (4U) ÷ RTC_DR_DT_Msk (0x3UL << RTC_DR_DT_Pos) ø RTC_DR_DT RTC_DR_DT_Msk ù RTC_DR_DT_0 (0x1UL << RTC_DR_DT_Pos) ú RTC_DR_DT_1 (0x2UL << RTC_DR_DT_Pos) û RTC_DR_DU_Pos (0U) ü RTC_DR_DU_Msk (0xFUL << RTC_DR_DU_Pos) ý RTC_DR_DU RTC_DR_DU_Msk þ RTC_DR_DU_0 (0x1UL << RTC_DR_DU_Pos) ÿ RTC_DR_DU_1 (0x2UL << RTC_DR_DU_Pos) !RTC_DR_DU_2 (0x4UL << RTC_DR_DU_Pos) !RTC_DR_DU_3 (0x8UL << RTC_DR_DU_Pos) !RTC_CR_COE_Pos (23U)
!RTC_CR_COE_Msk (0x1UL << RTC_CR_COE_Pos) !RTC_CR_COE RTC_CR_COE_Msk !RTC_CR_OSEL_Pos (21U) !RTC_CR_OSEL_Msk (0x3UL << RTC_CR_OSEL_Pos) !RTC_CR_OSEL RTC_CR_OSEL_Msk !RTC_CR_OSEL_0 (0x1UL << RTC_CR_OSEL_Pos) !RTC_CR_OSEL_1 (0x2UL << RTC_CR_OSEL_Pos) !RTC_CR_POL_Pos (20U) !RTC_CR_POL_Msk (0x1UL << RTC_CR_POL_Pos) !RTC_CR_POL RTC_CR_POL_Msk !RTC_CR_COSEL_Pos (19U) !RTC_CR_COSEL_Msk (0x1UL << RTC_CR_COSEL_Pos) !RTC_CR_COSEL RTC_CR_COSEL_Msk !RTC_CR_BKP_Pos (18U) !RTC_CR_BKP_Msk (0x1UL << RTC_CR_BKP_Pos) !RTC_CR_BKP RTC_CR_BKP_Msk !RTC_CR_SUB1H_Pos (17U) !RTC_CR_SUB1H_Msk (0x1UL << RTC_CR_SUB1H_Pos) !RTC_CR_SUB1H RTC_CR_SUB1H_Msk !RTC_CR_ADD1H_Pos (16U) !RTC_CR_ADD1H_Msk (0x1UL << RTC_CR_ADD1H_Pos) !RTC_CR_ADD1H RTC_CR_ADD1H_Msk !RTC_CR_TSIE_Pos (15U) !RTC_CR_TSIE_Msk (0x1UL << RTC_CR_TSIE_Pos) !RTC_CR_TSIE RTC_CR_TSIE_Msk !RTC_CR_WUTIE_Pos (14U) !RTC_CR_WUTIE_Msk (0x1UL << RTC_CR_WUTIE_Pos) !RTC_CR_WUTIE RTC_CR_WUTIE_Msk ¡!RTC_CR_ALRBIE_Pos (13U) ¢!RTC_CR_ALRBIE_Msk (0x1UL << RTC_CR_ALRBIE_Pos) £!RTC_CR_ALRBIE RTC_CR_ALRBIE_Msk ¤!RTC_CR_ALRAIE_Pos (12U) ¥!RTC_CR_ALRAIE_Msk (0x1UL << RTC_CR_ALRAIE_Pos) ¦!RTC_CR_ALRAIE RTC_CR_ALRAIE_Msk §!RTC_CR_TSE_Pos (11U) ¨!RTC_CR_TSE_Msk (0x1UL << RTC_CR_TSE_Pos) ©!RTC_CR_TSE RTC_CR_TSE_Msk ª!RTC_CR_WUTE_Pos (10U) «!RTC_CR_WUTE_Msk (0x1UL << RTC_CR_WUTE_Pos) ¬!RTC_CR_WUTE RTC_CR_WUTE_Msk !RTC_CR_ALRBE_Pos (9U) ®!RTC_CR_ALRBE_Msk (0x1UL << RTC_CR_ALRBE_Pos) ¯!RTC_CR_ALRBE RTC_CR_ALRBE_Msk °!RTC_CR_ALRAE_Pos (8U) ±!RTC_CR_ALRAE_Msk (0x1UL << RTC_CR_ALRAE_Pos) ²!RTC_CR_ALRAE RTC_CR_ALRAE_Msk ³!RTC_CR_FMT_Pos (6U) ´!RTC_CR_FMT_Msk (0x1UL << RTC_CR_FMT_Pos) µ!RTC_CR_FMT RTC_CR_FMT_Msk ¶!RTC_CR_BYPSHAD_Pos (5U) ·!RTC_CR_BYPSHAD_Msk (0x1UL << RTC_CR_BYPSHAD_Pos) ¸!RTC_CR_BYPSHAD RTC_CR_BYPSHAD_Msk ¹!RTC_CR_REFCKON_Pos (4U) º!RTC_CR_REFCKON_Msk (0x1UL << RTC_CR_REFCKON_Pos) »!RTC_CR_REFCKON RTC_CR_REFCKON_Msk ¼!RTC_CR_TSEDGE_Pos (3U) ½!RTC_CR_TSEDGE_Msk (0x1UL << RTC_CR_TSEDGE_Pos) ¾!RTC_CR_TSEDGE RTC_CR_TSEDGE_Msk ¿!RTC_CR_WUCKSEL_Pos (0U) À!RTC_CR_WUCKSEL_Msk (0x7UL << RTC_CR_WUCKSEL_Pos) Á!RTC_CR_WUCKSEL RTC_CR_WUCKSEL_Msk Â!RTC_CR_WUCKSEL_0 (0x1UL << RTC_CR_WUCKSEL_Pos) Ã!RTC_CR_WUCKSEL_1 (0x2UL << RTC_CR_WUCKSEL_Pos) Ä!RTC_CR_WUCKSEL_2 (0x4UL << RTC_CR_WUCKSEL_Pos) Ç!RTC_ISR_RECALPF_Pos (16U) È!RTC_ISR_RECALPF_Msk (0x1UL << RTC_ISR_RECALPF_Pos) É!RTC_ISR_RECALPF RTC_ISR_RECALPF_Msk Ê!RTC_ISR_TAMP3F_Pos (15U) Ë!RTC_ISR_TAMP3F_Msk (0x1UL << RTC_ISR_TAMP3F_Pos) Ì!RTC_ISR_TAMP3F RTC_ISR_TAMP3F_Msk Í!RTC_ISR_TAMP2F_Pos (14U) Î!RTC_ISR_TAMP2F_Msk (0x1UL << RTC_ISR_TAMP2F_Pos) Ï!RTC_ISR_TAMP2F RTC_ISR_TAMP2F_Msk Ð!RTC_ISR_TAMP1F_Pos (13U) Ñ!RTC_ISR_TAMP1F_Msk (0x1UL << RTC_ISR_TAMP1F_Pos) Ò!RTC_ISR_TAMP1F RTC_ISR_TAMP1F_Msk Ó!RTC_ISR_TSOVF_Pos (12U) Ô!RTC_ISR_TSOVF_Msk (0x1UL << RTC_ISR_TSOVF_Pos) Õ!RTC_ISR_TSOVF RTC_ISR_TSOVF_Msk Ö!RTC_ISR_TSF_Pos (11U) ×!RTC_ISR_TSF_Msk (0x1UL << RTC_ISR_TSF_Pos) Ø!RTC_ISR_TSF RTC_ISR_TSF_Msk Ù!RTC_ISR_WUTF_Pos (10U) Ú!RTC_ISR_WUTF_Msk (0x1UL << RTC_ISR_WUTF_Pos) Û!RTC_ISR_WUTF RTC_ISR_WUTF_Msk Ü!RTC_ISR_ALRBF_Pos (9U) Ý!RTC_ISR_ALRBF_Msk (0x1UL << RTC_ISR_ALRBF_Pos) Þ!RTC_ISR_ALRBF RTC_ISR_ALRBF_Msk ß!RTC_ISR_ALRAF_Pos (8U) à!RTC_ISR_ALRAF_Msk (0x1UL << RTC_ISR_ALRAF_Pos) á!RTC_ISR_ALRAF RTC_ISR_ALRAF_Msk â!RTC_ISR_INIT_Pos (7U) ã!RTC_ISR_INIT_Msk (0x1UL << RTC_ISR_INIT_Pos) ä!RTC_ISR_INIT RTC_ISR_INIT_Msk å!RTC_ISR_INITF_Pos (6U) æ!RTC_ISR_INITF_Msk (0x1UL << RTC_ISR_INITF_Pos) ç!RTC_ISR_INITF RTC_ISR_INITF_Msk è!RTC_ISR_RSF_Pos (5U) é!RTC_ISR_RSF_Msk (0x1UL << RTC_ISR_RSF_Pos) ê!RTC_ISR_RSF RTC_ISR_RSF_Msk ë!RTC_ISR_INITS_Pos (4U) ì!RTC_ISR_INITS_Msk (0x1UL << RTC_ISR_INITS_Pos) í!RTC_ISR_INITS RTC_ISR_INITS_Msk î!RTC_ISR_SHPF_Pos (3U) ï!RTC_ISR_SHPF_Msk (0x1UL << RTC_ISR_SHPF_Pos) ð!RTC_ISR_SHPF RTC_ISR_SHPF_Msk ñ!RTC_ISR_WUTWF_Pos (2U) ò!RTC_ISR_WUTWF_Msk (0x1UL << RTC_ISR_WUTWF_Pos) ó!RTC_ISR_WUTWF RTC_ISR_WUTWF_Msk ô!RTC_ISR_ALRBWF_Pos (1U) õ!RTC_ISR_ALRBWF_Msk (0x1UL << RTC_ISR_ALRBWF_Pos) ö!RTC_ISR_ALRBWF RTC_ISR_ALRBWF_Msk ÷!RTC_ISR_ALRAWF_Pos (0U) ø!RTC_ISR_ALRAWF_Msk (0x1UL << RTC_ISR_ALRAWF_Pos) ù!RTC_ISR_ALRAWF RTC_ISR_ALRAWF_Msk ü!RTC_PRER_PREDIV_A_Pos (16U) ý!RTC_PRER_PREDIV_A_Msk (0x7FUL << RTC_PRER_PREDIV_A_Pos) þ!RTC_PRER_PREDIV_A RTC_PRER_PREDIV_A_Msk ÿ!RTC_PRER_PREDIV_S_Pos (0U) "RTC_PRER_PREDIV_S_Msk (0x7FFFUL << RTC_PRER_PREDIV_S_Pos) "RTC_PRER_PREDIV_S RTC_PRER_PREDIV_S_Msk "RTC_WUTR_WUT_Pos (0U)
"RTC_WUTR_WUT_Msk (0xFFFFUL << RTC_WUTR_WUT_Pos) "RTC_WUTR_WUT RTC_WUTR_WUT_Msk "RTC_ALRMAR_MSK4_Pos (31U) "RTC_ALRMAR_MSK4_Msk (0x1UL << RTC_ALRMAR_MSK4_Pos) "RTC_ALRMAR_MSK4 RTC_ALRMAR_MSK4_Msk "RTC_ALRMAR_WDSEL_Pos (30U) "RTC_ALRMAR_WDSEL_Msk (0x1UL << RTC_ALRMAR_WDSEL_Pos) "RTC_ALRMAR_WDSEL RTC_ALRMAR_WDSEL_Msk "RTC_ALRMAR_DT_Pos (28U) "RTC_ALRMAR_DT_Msk (0x3UL << RTC_ALRMAR_DT_Pos) "RTC_ALRMAR_DT RTC_ALRMAR_DT_Msk "RTC_ALRMAR_DT_0 (0x1UL << RTC_ALRMAR_DT_Pos) "RTC_ALRMAR_DT_1 (0x2UL << RTC_ALRMAR_DT_Pos) "RTC_ALRMAR_DU_Pos (24U) "RTC_ALRMAR_DU_Msk (0xFUL << RTC_ALRMAR_DU_Pos) "RTC_ALRMAR_DU RTC_ALRMAR_DU_Msk "RTC_ALRMAR_DU_0 (0x1UL << RTC_ALRMAR_DU_Pos) "RTC_ALRMAR_DU_1 (0x2UL << RTC_ALRMAR_DU_Pos) "RTC_ALRMAR_DU_2 (0x4UL << RTC_ALRMAR_DU_Pos) "RTC_ALRMAR_DU_3 (0x8UL << RTC_ALRMAR_DU_Pos) "RTC_ALRMAR_MSK3_Pos (23U) "RTC_ALRMAR_MSK3_Msk (0x1UL << RTC_ALRMAR_MSK3_Pos) "RTC_ALRMAR_MSK3 RTC_ALRMAR_MSK3_Msk "RTC_ALRMAR_PM_Pos (22U) "RTC_ALRMAR_PM_Msk (0x1UL << RTC_ALRMAR_PM_Pos) "RTC_ALRMAR_PM RTC_ALRMAR_PM_Msk ¡"RTC_ALRMAR_HT_Pos (20U) ¢"RTC_ALRMAR_HT_Msk (0x3UL << RTC_ALRMAR_HT_Pos) £"RTC_ALRMAR_HT RTC_ALRMAR_HT_Msk ¤"RTC_ALRMAR_HT_0 (0x1UL << RTC_ALRMAR_HT_Pos) ¥"RTC_ALRMAR_HT_1 (0x2UL << RTC_ALRMAR_HT_Pos) ¦"RTC_ALRMAR_HU_Pos (16U) §"RTC_ALRMAR_HU_Msk (0xFUL << RTC_ALRMAR_HU_Pos) ¨"RTC_ALRMAR_HU RTC_ALRMAR_HU_Msk ©"RTC_ALRMAR_HU_0 (0x1UL << RTC_ALRMAR_HU_Pos) ª"RTC_ALRMAR_HU_1 (0x2UL << RTC_ALRMAR_HU_Pos) «"RTC_ALRMAR_HU_2 (0x4UL << RTC_ALRMAR_HU_Pos) ¬"RTC_ALRMAR_HU_3 (0x8UL << RTC_ALRMAR_HU_Pos) "RTC_ALRMAR_MSK2_Pos (15U) ®"RTC_ALRMAR_MSK2_Msk (0x1UL << RTC_ALRMAR_MSK2_Pos) ¯"RTC_ALRMAR_MSK2 RTC_ALRMAR_MSK2_Msk °"RTC_ALRMAR_MNT_Pos (12U) ±"RTC_ALRMAR_MNT_Msk (0x7UL << RTC_ALRMAR_MNT_Pos) ²"RTC_ALRMAR_MNT RTC_ALRMAR_MNT_Msk ³"RTC_ALRMAR_MNT_0 (0x1UL << RTC_ALRMAR_MNT_Pos) ´"RTC_ALRMAR_MNT_1 (0x2UL << RTC_ALRMAR_MNT_Pos) µ"RTC_ALRMAR_MNT_2 (0x4UL << RTC_ALRMAR_MNT_Pos) ¶"RTC_ALRMAR_MNU_Pos (8U) ·"RTC_ALRMAR_MNU_Msk (0xFUL << RTC_ALRMAR_MNU_Pos) ¸"RTC_ALRMAR_MNU RTC_ALRMAR_MNU_Msk ¹"RTC_ALRMAR_MNU_0 (0x1UL << RTC_ALRMAR_MNU_Pos) º"RTC_ALRMAR_MNU_1 (0x2UL << RTC_ALRMAR_MNU_Pos) »"RTC_ALRMAR_MNU_2 (0x4UL << RTC_ALRMAR_MNU_Pos) ¼"RTC_ALRMAR_MNU_3 (0x8UL << RTC_ALRMAR_MNU_Pos) ½"RTC_ALRMAR_MSK1_Pos (7U) ¾"RTC_ALRMAR_MSK1_Msk (0x1UL << RTC_ALRMAR_MSK1_Pos) ¿"RTC_ALRMAR_MSK1 RTC_ALRMAR_MSK1_Msk À"RTC_ALRMAR_ST_Pos (4U) Á"RTC_ALRMAR_ST_Msk (0x7UL << RTC_ALRMAR_ST_Pos) Â"RTC_ALRMAR_ST RTC_ALRMAR_ST_Msk Ã"RTC_ALRMAR_ST_0 (0x1UL << RTC_ALRMAR_ST_Pos) Ä"RTC_ALRMAR_ST_1 (0x2UL << RTC_ALRMAR_ST_Pos) Å"RTC_ALRMAR_ST_2 (0x4UL << RTC_ALRMAR_ST_Pos) Æ"RTC_ALRMAR_SU_Pos (0U) Ç"RTC_ALRMAR_SU_Msk (0xFUL << RTC_ALRMAR_SU_Pos) È"RTC_ALRMAR_SU RTC_ALRMAR_SU_Msk É"RTC_ALRMAR_SU_0 (0x1UL << RTC_ALRMAR_SU_Pos) Ê"RTC_ALRMAR_SU_1 (0x2UL << RTC_ALRMAR_SU_Pos) Ë"RTC_ALRMAR_SU_2 (0x4UL << RTC_ALRMAR_SU_Pos) Ì"RTC_ALRMAR_SU_3 (0x8UL << RTC_ALRMAR_SU_Pos) Ï"RTC_ALRMBR_MSK4_Pos (31U) Ð"RTC_ALRMBR_MSK4_Msk (0x1UL << RTC_ALRMBR_MSK4_Pos) Ñ"RTC_ALRMBR_MSK4 RTC_ALRMBR_MSK4_Msk Ò"RTC_ALRMBR_WDSEL_Pos (30U) Ó"RTC_ALRMBR_WDSEL_Msk (0x1UL << RTC_ALRMBR_WDSEL_Pos) Ô"RTC_ALRMBR_WDSEL RTC_ALRMBR_WDSEL_Msk Õ"RTC_ALRMBR_DT_Pos (28U) Ö"RTC_ALRMBR_DT_Msk (0x3UL << RTC_ALRMBR_DT_Pos) ×"RTC_ALRMBR_DT RTC_ALRMBR_DT_Msk Ø"RTC_ALRMBR_DT_0 (0x1UL << RTC_ALRMBR_DT_Pos) Ù"RTC_ALRMBR_DT_1 (0x2UL << RTC_ALRMBR_DT_Pos) Ú"RTC_ALRMBR_DU_Pos (24U) Û"RTC_ALRMBR_DU_Msk (0xFUL << RTC_ALRMBR_DU_Pos) Ü"RTC_ALRMBR_DU RTC_ALRMBR_DU_Msk Ý"RTC_ALRMBR_DU_0 (0x1UL << RTC_ALRMBR_DU_Pos) Þ"RTC_ALRMBR_DU_1 (0x2UL << RTC_ALRMBR_DU_Pos) ß"RTC_ALRMBR_DU_2 (0x4UL << RTC_ALRMBR_DU_Pos) à"RTC_ALRMBR_DU_3 (0x8UL << RTC_ALRMBR_DU_Pos) á"RTC_ALRMBR_MSK3_Pos (23U) â"RTC_ALRMBR_MSK3_Msk (0x1UL << RTC_ALRMBR_MSK3_Pos) ã"RTC_ALRMBR_MSK3 RTC_ALRMBR_MSK3_Msk ä"RTC_ALRMBR_PM_Pos (22U) å"RTC_ALRMBR_PM_Msk (0x1UL << RTC_ALRMBR_PM_Pos) æ"RTC_ALRMBR_PM RTC_ALRMBR_PM_Msk ç"RTC_ALRMBR_HT_Pos (20U) è"RTC_ALRMBR_HT_Msk (0x3UL << RTC_ALRMBR_HT_Pos) é"RTC_ALRMBR_HT RTC_ALRMBR_HT_Msk ê"RTC_ALRMBR_HT_0 (0x1UL << RTC_ALRMBR_HT_Pos) ë"RTC_ALRMBR_HT_1 (0x2UL << RTC_ALRMBR_HT_Pos) ì"RTC_ALRMBR_HU_Pos (16U) í"RTC_ALRMBR_HU_Msk (0xFUL << RTC_ALRMBR_HU_Pos) î"RTC_ALRMBR_HU RTC_ALRMBR_HU_Msk ï"RTC_ALRMBR_HU_0 (0x1UL << RTC_ALRMBR_HU_Pos) ð"RTC_ALRMBR_HU_1 (0x2UL << RTC_ALRMBR_HU_Pos) ñ"RTC_ALRMBR_HU_2 (0x4UL << RTC_ALRMBR_HU_Pos) ò"RTC_ALRMBR_HU_3 (0x8UL << RTC_ALRMBR_HU_Pos) ó"RTC_ALRMBR_MSK2_Pos (15U) ô"RTC_ALRMBR_MSK2_Msk (0x1UL << RTC_ALRMBR_MSK2_Pos) õ"RTC_ALRMBR_MSK2 RTC_ALRMBR_MSK2_Msk ö"RTC_ALRMBR_MNT_Pos (12U) ÷"RTC_ALRMBR_MNT_Msk (0x7UL << RTC_ALRMBR_MNT_Pos) ø"RTC_ALRMBR_MNT RTC_ALRMBR_MNT_Msk ù"RTC_ALRMBR_MNT_0 (0x1UL << RTC_ALRMBR_MNT_Pos) ú"RTC_ALRMBR_MNT_1 (0x2UL << RTC_ALRMBR_MNT_Pos) û"RTC_ALRMBR_MNT_2 (0x4UL << RTC_ALRMBR_MNT_Pos) ü"RTC_ALRMBR_MNU_Pos (8U) ý"RTC_ALRMBR_MNU_Msk (0xFUL << RTC_ALRMBR_MNU_Pos) þ"RTC_ALRMBR_MNU RTC_ALRMBR_MNU_Msk ÿ"RTC_ALRMBR_MNU_0 (0x1UL << RTC_ALRMBR_MNU_Pos) #RTC_ALRMBR_MNU_1 (0x2UL << RTC_ALRMBR_MNU_Pos) #RTC_ALRMBR_MNU_2 (0x4UL << RTC_ALRMBR_MNU_Pos) #RTC_ALRMBR_MNU_3 (0x8UL << RTC_ALRMBR_MNU_Pos) #RTC_ALRMBR_MSK1_Pos (7U) #RTC_ALRMBR_MSK1_Msk (0x1UL << RTC_ALRMBR_MSK1_Pos)
#RTC_ALRMBR_MSK1 RTC_ALRMBR_MSK1_Msk #RTC_ALRMBR_ST_Pos (4U) #RTC_ALRMBR_ST_Msk (0x7UL << RTC_ALRMBR_ST_Pos) #RTC_ALRMBR_ST RTC_ALRMBR_ST_Msk #RTC_ALRMBR_ST_0 (0x1UL << RTC_ALRMBR_ST_Pos) #RTC_ALRMBR_ST_1 (0x2UL << RTC_ALRMBR_ST_Pos) #RTC_ALRMBR_ST_2 (0x4UL << RTC_ALRMBR_ST_Pos) #RTC_ALRMBR_SU_Pos (0U) #RTC_ALRMBR_SU_Msk (0xFUL << RTC_ALRMBR_SU_Pos) #RTC_ALRMBR_SU RTC_ALRMBR_SU_Msk #RTC_ALRMBR_SU_0 (0x1UL << RTC_ALRMBR_SU_Pos) #RTC_ALRMBR_SU_1 (0x2UL << RTC_ALRMBR_SU_Pos) #RTC_ALRMBR_SU_2 (0x4UL << RTC_ALRMBR_SU_Pos) #RTC_ALRMBR_SU_3 (0x8UL << RTC_ALRMBR_SU_Pos) #RTC_WPR_KEY_Pos (0U) #RTC_WPR_KEY_Msk (0xFFUL << RTC_WPR_KEY_Pos) #RTC_WPR_KEY RTC_WPR_KEY_Msk #RTC_SSR_SS_Pos (0U) #RTC_SSR_SS_Msk (0xFFFFUL << RTC_SSR_SS_Pos) #RTC_SSR_SS RTC_SSR_SS_Msk #RTC_SHIFTR_SUBFS_Pos (0U) #RTC_SHIFTR_SUBFS_Msk (0x7FFFUL << RTC_SHIFTR_SUBFS_Pos) ¡#RTC_SHIFTR_SUBFS RTC_SHIFTR_SUBFS_Msk ¢#RTC_SHIFTR_ADD1S_Pos (31U) £#RTC_SHIFTR_ADD1S_Msk (0x1UL << RTC_SHIFTR_ADD1S_Pos) ¤#RTC_SHIFTR_ADD1S RTC_SHIFTR_ADD1S_Msk §#RTC_TSTR_PM_Pos (22U) ¨#RTC_TSTR_PM_Msk (0x1UL << RTC_TSTR_PM_Pos) ©#RTC_TSTR_PM RTC_TSTR_PM_Msk ª#RTC_TSTR_HT_Pos (20U) «#RTC_TSTR_HT_Msk (0x3UL << RTC_TSTR_HT_Pos) ¬#RTC_TSTR_HT RTC_TSTR_HT_Msk #RTC_TSTR_HT_0 (0x1UL << RTC_TSTR_HT_Pos) ®#RTC_TSTR_HT_1 (0x2UL << RTC_TSTR_HT_Pos) ¯#RTC_TSTR_HU_Pos (16U) °#RTC_TSTR_HU_Msk (0xFUL << RTC_TSTR_HU_Pos) ±#RTC_TSTR_HU RTC_TSTR_HU_Msk ²#RTC_TSTR_HU_0 (0x1UL << RTC_TSTR_HU_Pos) ³#RTC_TSTR_HU_1 (0x2UL << RTC_TSTR_HU_Pos) ´#RTC_TSTR_HU_2 (0x4UL << RTC_TSTR_HU_Pos) µ#RTC_TSTR_HU_3 (0x8UL << RTC_TSTR_HU_Pos) ¶#RTC_TSTR_MNT_Pos (12U) ·#RTC_TSTR_MNT_Msk (0x7UL << RTC_TSTR_MNT_Pos) ¸#RTC_TSTR_MNT RTC_TSTR_MNT_Msk ¹#RTC_TSTR_MNT_0 (0x1UL << RTC_TSTR_MNT_Pos) º#RTC_TSTR_MNT_1 (0x2UL << RTC_TSTR_MNT_Pos) »#RTC_TSTR_MNT_2 (0x4UL << RTC_TSTR_MNT_Pos) ¼#RTC_TSTR_MNU_Pos (8U) ½#RTC_TSTR_MNU_Msk (0xFUL << RTC_TSTR_MNU_Pos) ¾#RTC_TSTR_MNU RTC_TSTR_MNU_Msk ¿#RTC_TSTR_MNU_0 (0x1UL << RTC_TSTR_MNU_Pos) À#RTC_TSTR_MNU_1 (0x2UL << RTC_TSTR_MNU_Pos) Á#RTC_TSTR_MNU_2 (0x4UL << RTC_TSTR_MNU_Pos) Â#RTC_TSTR_MNU_3 (0x8UL << RTC_TSTR_MNU_Pos) Ã#RTC_TSTR_ST_Pos (4U) Ä#RTC_TSTR_ST_Msk (0x7UL << RTC_TSTR_ST_Pos) Å#RTC_TSTR_ST RTC_TSTR_ST_Msk Æ#RTC_TSTR_ST_0 (0x1UL << RTC_TSTR_ST_Pos) Ç#RTC_TSTR_ST_1 (0x2UL << RTC_TSTR_ST_Pos) È#RTC_TSTR_ST_2 (0x4UL << RTC_TSTR_ST_Pos) É#RTC_TSTR_SU_Pos (0U) Ê#RTC_TSTR_SU_Msk (0xFUL << RTC_TSTR_SU_Pos) Ë#RTC_TSTR_SU RTC_TSTR_SU_Msk Ì#RTC_TSTR_SU_0 (0x1UL << RTC_TSTR_SU_Pos) Í#RTC_TSTR_SU_1 (0x2UL << RTC_TSTR_SU_Pos) Î#RTC_TSTR_SU_2 (0x4UL << RTC_TSTR_SU_Pos) Ï#RTC_TSTR_SU_3 (0x8UL << RTC_TSTR_SU_Pos) Ò#RTC_TSDR_WDU_Pos (13U) Ó#RTC_TSDR_WDU_Msk (0x7UL << RTC_TSDR_WDU_Pos) Ô#RTC_TSDR_WDU RTC_TSDR_WDU_Msk Õ#RTC_TSDR_WDU_0 (0x1UL << RTC_TSDR_WDU_Pos) Ö#RTC_TSDR_WDU_1 (0x2UL << RTC_TSDR_WDU_Pos) ×#RTC_TSDR_WDU_2 (0x4UL << RTC_TSDR_WDU_Pos) Ø#RTC_TSDR_MT_Pos (12U) Ù#RTC_TSDR_MT_Msk (0x1UL << RTC_TSDR_MT_Pos) Ú#RTC_TSDR_MT RTC_TSDR_MT_Msk Û#RTC_TSDR_MU_Pos (8U) Ü#RTC_TSDR_MU_Msk (0xFUL << RTC_TSDR_MU_Pos) Ý#RTC_TSDR_MU RTC_TSDR_MU_Msk Þ#RTC_TSDR_MU_0 (0x1UL << RTC_TSDR_MU_Pos) ß#RTC_TSDR_MU_1 (0x2UL << RTC_TSDR_MU_Pos) à#RTC_TSDR_MU_2 (0x4UL << RTC_TSDR_MU_Pos) á#RTC_TSDR_MU_3 (0x8UL << RTC_TSDR_MU_Pos) â#RTC_TSDR_DT_Pos (4U) ã#RTC_TSDR_DT_Msk (0x3UL << RTC_TSDR_DT_Pos) ä#RTC_TSDR_DT RTC_TSDR_DT_Msk å#RTC_TSDR_DT_0 (0x1UL << RTC_TSDR_DT_Pos) æ#RTC_TSDR_DT_1 (0x2UL << RTC_TSDR_DT_Pos) ç#RTC_TSDR_DU_Pos (0U) è#RTC_TSDR_DU_Msk (0xFUL << RTC_TSDR_DU_Pos) é#RTC_TSDR_DU RTC_TSDR_DU_Msk ê#RTC_TSDR_DU_0 (0x1UL << RTC_TSDR_DU_Pos) ë#RTC_TSDR_DU_1 (0x2UL << RTC_TSDR_DU_Pos) ì#RTC_TSDR_DU_2 (0x4UL << RTC_TSDR_DU_Pos) í#RTC_TSDR_DU_3 (0x8UL << RTC_TSDR_DU_Pos) ð#RTC_TSSSR_SS_Pos (0U) ñ#RTC_TSSSR_SS_Msk (0xFFFFUL << RTC_TSSSR_SS_Pos) ò#RTC_TSSSR_SS RTC_TSSSR_SS_Msk õ#RTC_CALR_CALP_Pos (15U) ö#RTC_CALR_CALP_Msk (0x1UL << RTC_CALR_CALP_Pos) ÷#RTC_CALR_CALP RTC_CALR_CALP_Msk ø#RTC_CALR_CALW8_Pos (14U) ù#RTC_CALR_CALW8_Msk (0x1UL << RTC_CALR_CALW8_Pos) ú#RTC_CALR_CALW8 RTC_CALR_CALW8_Msk û#RTC_CALR_CALW16_Pos (13U) ü#RTC_CALR_CALW16_Msk (0x1UL << RTC_CALR_CALW16_Pos) ý#RTC_CALR_CALW16 RTC_CALR_CALW16_Msk þ#RTC_CALR_CALM_Pos (0U) ÿ#RTC_CALR_CALM_Msk (0x1FFUL << RTC_CALR_CALM_Pos) $RTC_CALR_CALM RTC_CALR_CALM_Msk $RTC_CALR_CALM_0 (0x001UL << RTC_CALR_CALM_Pos) $RTC_CALR_CALM_1 (0x002UL << RTC_CALR_CALM_Pos) $RTC_CALR_CALM_2 (0x004UL << RTC_CALR_CALM_Pos) $RTC_CALR_CALM_3 (0x008UL << RTC_CALR_CALM_Pos)
$RTC_CALR_CALM_4 (0x010UL << RTC_CALR_CALM_Pos) $RTC_CALR_CALM_5 (0x020UL << RTC_CALR_CALM_Pos) $RTC_CALR_CALM_6 (0x040UL << RTC_CALR_CALM_Pos) $RTC_CALR_CALM_7 (0x080UL << RTC_CALR_CALM_Pos) $RTC_CALR_CALM_8 (0x100UL << RTC_CALR_CALM_Pos) $RTC_CAL_CALP RTC_CALR_CALP $RTC_CAL_CALW8 RTC_CALR_CALW8 $RTC_CAL_CALW16 RTC_CALR_CALW16 $RTC_CAL_CALM RTC_CALR_CALM $RTC_CAL_CALM_0 RTC_CALR_CALM_0 $RTC_CAL_CALM_1 RTC_CALR_CALM_1 $RTC_CAL_CALM_2 RTC_CALR_CALM_2 $RTC_CAL_CALM_3 RTC_CALR_CALM_3 $RTC_CAL_CALM_4 RTC_CALR_CALM_4 $RTC_CAL_CALM_5 RTC_CALR_CALM_5 $RTC_CAL_CALM_6 RTC_CALR_CALM_6 $RTC_CAL_CALM_7 RTC_CALR_CALM_7 $RTC_CAL_CALM_8 RTC_CALR_CALM_8 $RTC_TAMPCR_TAMP3MF_Pos (24U) $RTC_TAMPCR_TAMP3MF_Msk (0x1UL << RTC_TAMPCR_TAMP3MF_Pos) $RTC_TAMPCR_TAMP3MF RTC_TAMPCR_TAMP3MF_Msk $RTC_TAMPCR_TAMP3NOERASE_Pos (23U) $RTC_TAMPCR_TAMP3NOERASE_Msk (0x1UL << RTC_TAMPCR_TAMP3NOERASE_Pos) $RTC_TAMPCR_TAMP3NOERASE RTC_TAMPCR_TAMP3NOERASE_Msk ¡$RTC_TAMPCR_TAMP3IE_Pos (22U) ¢$RTC_TAMPCR_TAMP3IE_Msk (0x1UL << RTC_TAMPCR_TAMP3IE_Pos) £$RTC_TAMPCR_TAMP3IE RTC_TAMPCR_TAMP3IE_Msk ¤$RTC_TAMPCR_TAMP2MF_Pos (21U) ¥$RTC_TAMPCR_TAMP2MF_Msk (0x1UL << RTC_TAMPCR_TAMP2MF_Pos) ¦$RTC_TAMPCR_TAMP2MF RTC_TAMPCR_TAMP2MF_Msk §$RTC_TAMPCR_TAMP2NOERASE_Pos (20U) ¨$RTC_TAMPCR_TAMP2NOERASE_Msk (0x1UL << RTC_TAMPCR_TAMP2NOERASE_Pos) ©$RTC_TAMPCR_TAMP2NOERASE RTC_TAMPCR_TAMP2NOERASE_Msk ª$RTC_TAMPCR_TAMP2IE_Pos (19U) «$RTC_TAMPCR_TAMP2IE_Msk (0x1UL << RTC_TAMPCR_TAMP2IE_Pos) ¬$RTC_TAMPCR_TAMP2IE RTC_TAMPCR_TAMP2IE_Msk $RTC_TAMPCR_TAMP1MF_Pos (18U) ®$RTC_TAMPCR_TAMP1MF_Msk (0x1UL << RTC_TAMPCR_TAMP1MF_Pos) ¯$RTC_TAMPCR_TAMP1MF RTC_TAMPCR_TAMP1MF_Msk °$RTC_TAMPCR_TAMP1NOERASE_Pos (17U) ±$RTC_TAMPCR_TAMP1NOERASE_Msk (0x1UL << RTC_TAMPCR_TAMP1NOERASE_Pos) ²$RTC_TAMPCR_TAMP1NOERASE RTC_TAMPCR_TAMP1NOERASE_Msk ³$RTC_TAMPCR_TAMP1IE_Pos (16U) ´$RTC_TAMPCR_TAMP1IE_Msk (0x1UL << RTC_TAMPCR_TAMP1IE_Pos) µ$RTC_TAMPCR_TAMP1IE RTC_TAMPCR_TAMP1IE_Msk ¶$RTC_TAMPCR_TAMPPUDIS_Pos (15U) ·$RTC_TAMPCR_TAMPPUDIS_Msk (0x1UL << RTC_TAMPCR_TAMPPUDIS_Pos) ¸$RTC_TAMPCR_TAMPPUDIS RTC_TAMPCR_TAMPPUDIS_Msk ¹$RTC_TAMPCR_TAMPPRCH_Pos (13U) º$RTC_TAMPCR_TAMPPRCH_Msk (0x3UL << RTC_TAMPCR_TAMPPRCH_Pos) »$RTC_TAMPCR_TAMPPRCH RTC_TAMPCR_TAMPPRCH_Msk ¼$RTC_TAMPCR_TAMPPRCH_0 (0x1UL << RTC_TAMPCR_TAMPPRCH_Pos) ½$RTC_TAMPCR_TAMPPRCH_1 (0x2UL << RTC_TAMPCR_TAMPPRCH_Pos) ¾$RTC_TAMPCR_TAMPFLT_Pos (11U) ¿$RTC_TAMPCR_TAMPFLT_Msk (0x3UL << RTC_TAMPCR_TAMPFLT_Pos) À$RTC_TAMPCR_TAMPFLT RTC_TAMPCR_TAMPFLT_Msk Á$RTC_TAMPCR_TAMPFLT_0 (0x1UL << RTC_TAMPCR_TAMPFLT_Pos) Â$RTC_TAMPCR_TAMPFLT_1 (0x2UL << RTC_TAMPCR_TAMPFLT_Pos) Ã$RTC_TAMPCR_TAMPFREQ_Pos (8U) Ä$RTC_TAMPCR_TAMPFREQ_Msk (0x7UL << RTC_TAMPCR_TAMPFREQ_Pos) Å$RTC_TAMPCR_TAMPFREQ RTC_TAMPCR_TAMPFREQ_Msk Æ$RTC_TAMPCR_TAMPFREQ_0 (0x1UL << RTC_TAMPCR_TAMPFREQ_Pos) Ç$RTC_TAMPCR_TAMPFREQ_1 (0x2UL << RTC_TAMPCR_TAMPFREQ_Pos) È$RTC_TAMPCR_TAMPFREQ_2 (0x4UL << RTC_TAMPCR_TAMPFREQ_Pos) É$RTC_TAMPCR_TAMPTS_Pos (7U) Ê$RTC_TAMPCR_TAMPTS_Msk (0x1UL << RTC_TAMPCR_TAMPTS_Pos) Ë$RTC_TAMPCR_TAMPTS RTC_TAMPCR_TAMPTS_Msk Ì$RTC_TAMPCR_TAMP3TRG_Pos (6U) Í$RTC_TAMPCR_TAMP3TRG_Msk (0x1UL << RTC_TAMPCR_TAMP3TRG_Pos) Î$RTC_TAMPCR_TAMP3TRG RTC_TAMPCR_TAMP3TRG_Msk Ï$RTC_TAMPCR_TAMP3E_Pos (5U) Ð$RTC_TAMPCR_TAMP3E_Msk (0x1UL << RTC_TAMPCR_TAMP3E_Pos) Ñ$RTC_TAMPCR_TAMP3E RTC_TAMPCR_TAMP3E_Msk Ò$RTC_TAMPCR_TAMP2TRG_Pos (4U) Ó$RTC_TAMPCR_TAMP2TRG_Msk (0x1UL << RTC_TAMPCR_TAMP2TRG_Pos) Ô$RTC_TAMPCR_TAMP2TRG RTC_TAMPCR_TAMP2TRG_Msk Õ$RTC_TAMPCR_TAMP2E_Pos (3U) Ö$RTC_TAMPCR_TAMP2E_Msk (0x1UL << RTC_TAMPCR_TAMP2E_Pos) ×$RTC_TAMPCR_TAMP2E RTC_TAMPCR_TAMP2E_Msk Ø$RTC_TAMPCR_TAMPIE_Pos (2U) Ù$RTC_TAMPCR_TAMPIE_Msk (0x1UL << RTC_TAMPCR_TAMPIE_Pos) Ú$RTC_TAMPCR_TAMPIE RTC_TAMPCR_TAMPIE_Msk Û$RTC_TAMPCR_TAMP1TRG_Pos (1U) Ü$RTC_TAMPCR_TAMP1TRG_Msk (0x1UL << RTC_TAMPCR_TAMP1TRG_Pos) Ý$RTC_TAMPCR_TAMP1TRG RTC_TAMPCR_TAMP1TRG_Msk Þ$RTC_TAMPCR_TAMP1E_Pos (0U) ß$RTC_TAMPCR_TAMP1E_Msk (0x1UL << RTC_TAMPCR_TAMP1E_Pos) à$RTC_TAMPCR_TAMP1E RTC_TAMPCR_TAMP1E_Msk ã$RTC_ALRMASSR_MASKSS_Pos (24U) ä$RTC_ALRMASSR_MASKSS_Msk (0xFUL << RTC_ALRMASSR_MASKSS_Pos) å$RTC_ALRMASSR_MASKSS RTC_ALRMASSR_MASKSS_Msk æ$RTC_ALRMASSR_MASKSS_0 (0x1UL << RTC_ALRMASSR_MASKSS_Pos) ç$RTC_ALRMASSR_MASKSS_1 (0x2UL << RTC_ALRMASSR_MASKSS_Pos) è$RTC_ALRMASSR_MASKSS_2 (0x4UL << RTC_ALRMASSR_MASKSS_Pos) é$RTC_ALRMASSR_MASKSS_3 (0x8UL << RTC_ALRMASSR_MASKSS_Pos) ê$RTC_ALRMASSR_SS_Pos (0U) ë$RTC_ALRMASSR_SS_Msk (0x7FFFUL << RTC_ALRMASSR_SS_Pos) ì$RTC_ALRMASSR_SS RTC_ALRMASSR_SS_Msk ï$RTC_ALRMBSSR_MASKSS_Pos (24U) ð$RTC_ALRMBSSR_MASKSS_Msk (0xFUL << RTC_ALRMBSSR_MASKSS_Pos) ñ$RTC_ALRMBSSR_MASKSS RTC_ALRMBSSR_MASKSS_Msk ò$RTC_ALRMBSSR_MASKSS_0 (0x1UL << RTC_ALRMBSSR_MASKSS_Pos) ó$RTC_ALRMBSSR_MASKSS_1 (0x2UL << RTC_ALRMBSSR_MASKSS_Pos) ô$RTC_ALRMBSSR_MASKSS_2 (0x4UL << RTC_ALRMBSSR_MASKSS_Pos) õ$RTC_ALRMBSSR_MASKSS_3 (0x8UL << RTC_ALRMBSSR_MASKSS_Pos) ö$RTC_ALRMBSSR_SS_Pos (0U) ÷$RTC_ALRMBSSR_SS_Msk (0x7FFFUL << RTC_ALRMBSSR_SS_Pos) ø$RTC_ALRMBSSR_SS RTC_ALRMBSSR_SS_Msk û$RTC_OR_OUT_RMP_Pos (1U) ü$RTC_OR_OUT_RMP_Msk (0x1UL << RTC_OR_OUT_RMP_Pos) ý$RTC_OR_OUT_RMP RTC_OR_OUT_RMP_Msk þ$RTC_OR_ALARMOUTTYPE_Pos (0U) ÿ$RTC_OR_ALARMOUTTYPE_Msk (0x1UL << RTC_OR_ALARMOUTTYPE_Pos) %RTC_OR_ALARMOUTTYPE RTC_OR_ALARMOUTTYPE_Msk %RTC_OR_RTC_OUT_RMP RTC_OR_OUT_RMP %RTC_BKP0R_Pos (0U) %RTC_BKP0R_Msk (0xFFFFFFFFUL << RTC_BKP0R_Pos) %RTC_BKP0R RTC_BKP0R_Msk %RTC_BKP1R_Pos (0U) %RTC_BKP1R_Msk (0xFFFFFFFFUL << RTC_BKP1R_Pos) %RTC_BKP1R RTC_BKP1R_Msk %RTC_BKP2R_Pos (0U) %RTC_BKP2R_Msk (0xFFFFFFFFUL << RTC_BKP2R_Pos) %RTC_BKP2R RTC_BKP2R_Msk %RTC_BKP3R_Pos (0U) %RTC_BKP3R_Msk (0xFFFFFFFFUL << RTC_BKP3R_Pos) %RTC_BKP3R RTC_BKP3R_Msk %RTC_BKP4R_Pos (0U) %RTC_BKP4R_Msk (0xFFFFFFFFUL << RTC_BKP4R_Pos) %RTC_BKP4R RTC_BKP4R_Msk %RTC_BKP_NUMBER (0x00000005U) ª%SPI_I2S_SUPPORT %SPI_CR1_CPHA_Pos (0U) ®%SPI_CR1_CPHA_Msk (0x1UL << SPI_CR1_CPHA_Pos) ¯%SPI_CR1_CPHA SPI_CR1_CPHA_Msk °%SPI_CR1_CPOL_Pos (1U) ±%SPI_CR1_CPOL_Msk (0x1UL << SPI_CR1_CPOL_Pos) ²%SPI_CR1_CPOL SPI_CR1_CPOL_Msk ³%SPI_CR1_MSTR_Pos (2U) ´%SPI_CR1_MSTR_Msk (0x1UL << SPI_CR1_MSTR_Pos) µ%SPI_CR1_MSTR SPI_CR1_MSTR_Msk ¶%SPI_CR1_BR_Pos (3U) ·%SPI_CR1_BR_Msk (0x7UL << SPI_CR1_BR_Pos) ¸%SPI_CR1_BR SPI_CR1_BR_Msk ¹%SPI_CR1_BR_0 (0x1UL << SPI_CR1_BR_Pos) º%SPI_CR1_BR_1 (0x2UL << SPI_CR1_BR_Pos) »%SPI_CR1_BR_2 (0x4UL << SPI_CR1_BR_Pos) ¼%SPI_CR1_SPE_Pos (6U) ½%SPI_CR1_SPE_Msk (0x1UL << SPI_CR1_SPE_Pos) ¾%SPI_CR1_SPE SPI_CR1_SPE_Msk ¿%SPI_CR1_LSBFIRST_Pos (7U) À%SPI_CR1_LSBFIRST_Msk (0x1UL << SPI_CR1_LSBFIRST_Pos) Á%SPI_CR1_LSBFIRST SPI_CR1_LSBFIRST_Msk Â%SPI_CR1_SSI_Pos (8U) Ã%SPI_CR1_SSI_Msk (0x1UL << SPI_CR1_SSI_Pos) Ä%SPI_CR1_SSI SPI_CR1_SSI_Msk Å%SPI_CR1_SSM_Pos (9U) Æ%SPI_CR1_SSM_Msk (0x1UL << SPI_CR1_SSM_Pos) Ç%SPI_CR1_SSM SPI_CR1_SSM_Msk È%SPI_CR1_RXONLY_Pos (10U) É%SPI_CR1_RXONLY_Msk (0x1UL << SPI_CR1_RXONLY_Pos) Ê%SPI_CR1_RXONLY SPI_CR1_RXONLY_Msk Ë%SPI_CR1_DFF_Pos (11U) Ì%SPI_CR1_DFF_Msk (0x1UL << SPI_CR1_DFF_Pos) Í%SPI_CR1_DFF SPI_CR1_DFF_Msk Î%SPI_CR1_CRCNEXT_Pos (12U) Ï%SPI_CR1_CRCNEXT_Msk (0x1UL << SPI_CR1_CRCNEXT_Pos) Ð%SPI_CR1_CRCNEXT SPI_CR1_CRCNEXT_Msk Ñ%SPI_CR1_CRCEN_Pos (13U) Ò%SPI_CR1_CRCEN_Msk (0x1UL << SPI_CR1_CRCEN_Pos) Ó%SPI_CR1_CRCEN SPI_CR1_CRCEN_Msk Ô%SPI_CR1_BIDIOE_Pos (14U) Õ%SPI_CR1_BIDIOE_Msk (0x1UL << SPI_CR1_BIDIOE_Pos) Ö%SPI_CR1_BIDIOE SPI_CR1_BIDIOE_Msk ×%SPI_CR1_BIDIMODE_Pos (15U) Ø%SPI_CR1_BIDIMODE_Msk (0x1UL << SPI_CR1_BIDIMODE_Pos) Ù%SPI_CR1_BIDIMODE SPI_CR1_BIDIMODE_Msk Ü%SPI_CR2_RXDMAEN_Pos (0U) Ý%SPI_CR2_RXDMAEN_Msk (0x1UL << SPI_CR2_RXDMAEN_Pos) Þ%SPI_CR2_RXDMAEN SPI_CR2_RXDMAEN_Msk ß%SPI_CR2_TXDMAEN_Pos (1U) à%SPI_CR2_TXDMAEN_Msk (0x1UL << SPI_CR2_TXDMAEN_Pos) á%SPI_CR2_TXDMAEN SPI_CR2_TXDMAEN_Msk â%SPI_CR2_SSOE_Pos (2U) ã%SPI_CR2_SSOE_Msk (0x1UL << SPI_CR2_SSOE_Pos) ä%SPI_CR2_SSOE SPI_CR2_SSOE_Msk å%SPI_CR2_FRF_Pos (4U) æ%SPI_CR2_FRF_Msk (0x1UL << SPI_CR2_FRF_Pos) ç%SPI_CR2_FRF SPI_CR2_FRF_Msk è%SPI_CR2_ERRIE_Pos (5U) é%SPI_CR2_ERRIE_Msk (0x1UL << SPI_CR2_ERRIE_Pos) ê%SPI_CR2_ERRIE SPI_CR2_ERRIE_Msk ë%SPI_CR2_RXNEIE_Pos (6U) ì%SPI_CR2_RXNEIE_Msk (0x1UL << SPI_CR2_RXNEIE_Pos) í%SPI_CR2_RXNEIE SPI_CR2_RXNEIE_Msk î%SPI_CR2_TXEIE_Pos (7U) ï%SPI_CR2_TXEIE_Msk (0x1UL << SPI_CR2_TXEIE_Pos) ð%SPI_CR2_TXEIE SPI_CR2_TXEIE_Msk ó%SPI_SR_RXNE_Pos (0U) ô%SPI_SR_RXNE_Msk (0x1UL << SPI_SR_RXNE_Pos) õ%SPI_SR_RXNE SPI_SR_RXNE_Msk ö%SPI_SR_TXE_Pos (1U) ÷%SPI_SR_TXE_Msk (0x1UL << SPI_SR_TXE_Pos) ø%SPI_SR_TXE SPI_SR_TXE_Msk ù%SPI_SR_CHSIDE_Pos (2U) ú%SPI_SR_CHSIDE_Msk (0x1UL << SPI_SR_CHSIDE_Pos) û%SPI_SR_CHSIDE SPI_SR_CHSIDE_Msk ü%SPI_SR_UDR_Pos (3U) ý%SPI_SR_UDR_Msk (0x1UL << SPI_SR_UDR_Pos) þ%SPI_SR_UDR SPI_SR_UDR_Msk ÿ%SPI_SR_CRCERR_Pos (4U) &SPI_SR_CRCERR_Msk (0x1UL << SPI_SR_CRCERR_Pos) &SPI_SR_CRCERR SPI_SR_CRCERR_Msk &SPI_SR_MODF_Pos (5U) &SPI_SR_MODF_Msk (0x1UL << SPI_SR_MODF_Pos) &SPI_SR_MODF SPI_SR_MODF_Msk
&SPI_SR_OVR_Pos (6U) &SPI_SR_OVR_Msk (0x1UL << SPI_SR_OVR_Pos) &SPI_SR_OVR SPI_SR_OVR_Msk &SPI_SR_BSY_Pos (7U) &SPI_SR_BSY_Msk (0x1UL << SPI_SR_BSY_Pos) &SPI_SR_BSY SPI_SR_BSY_Msk &SPI_SR_FRE_Pos (8U) &SPI_SR_FRE_Msk (0x1UL << SPI_SR_FRE_Pos) &SPI_SR_FRE SPI_SR_FRE_Msk &SPI_DR_DR_Pos (0U) &SPI_DR_DR_Msk (0xFFFFUL << SPI_DR_DR_Pos) &SPI_DR_DR SPI_DR_DR_Msk &SPI_CRCPR_CRCPOLY_Pos (0U) &SPI_CRCPR_CRCPOLY_Msk (0xFFFFUL << SPI_CRCPR_CRCPOLY_Pos) &SPI_CRCPR_CRCPOLY SPI_CRCPR_CRCPOLY_Msk &SPI_RXCRCR_RXCRC_Pos (0U) &SPI_RXCRCR_RXCRC_Msk (0xFFFFUL << SPI_RXCRCR_RXCRC_Pos) &SPI_RXCRCR_RXCRC SPI_RXCRCR_RXCRC_Msk &SPI_TXCRCR_TXCRC_Pos (0U) &SPI_TXCRCR_TXCRC_Msk (0xFFFFUL << SPI_TXCRCR_TXCRC_Pos) ¡&SPI_TXCRCR_TXCRC SPI_TXCRCR_TXCRC_Msk ¤&SPI_I2SCFGR_CHLEN_Pos (0U) ¥&SPI_I2SCFGR_CHLEN_Msk (0x1UL << SPI_I2SCFGR_CHLEN_Pos) ¦&SPI_I2SCFGR_CHLEN SPI_I2SCFGR_CHLEN_Msk §&SPI_I2SCFGR_DATLEN_Pos (1U) ¨&SPI_I2SCFGR_DATLEN_Msk (0x3UL << SPI_I2SCFGR_DATLEN_Pos) ©&SPI_I2SCFGR_DATLEN SPI_I2SCFGR_DATLEN_Msk ª&SPI_I2SCFGR_DATLEN_0 (0x1UL << SPI_I2SCFGR_DATLEN_Pos) «&SPI_I2SCFGR_DATLEN_1 (0x2UL << SPI_I2SCFGR_DATLEN_Pos) ¬&SPI_I2SCFGR_CKPOL_Pos (3U) &SPI_I2SCFGR_CKPOL_Msk (0x1UL << SPI_I2SCFGR_CKPOL_Pos) ®&SPI_I2SCFGR_CKPOL SPI_I2SCFGR_CKPOL_Msk ¯&SPI_I2SCFGR_I2SSTD_Pos (4U) °&SPI_I2SCFGR_I2SSTD_Msk (0x3UL << SPI_I2SCFGR_I2SSTD_Pos) ±&SPI_I2SCFGR_I2SSTD SPI_I2SCFGR_I2SSTD_Msk ²&SPI_I2SCFGR_I2SSTD_0 (0x1UL << SPI_I2SCFGR_I2SSTD_Pos) ³&SPI_I2SCFGR_I2SSTD_1 (0x2UL << SPI_I2SCFGR_I2SSTD_Pos) ´&SPI_I2SCFGR_PCMSYNC_Pos (7U) µ&SPI_I2SCFGR_PCMSYNC_Msk (0x1UL << SPI_I2SCFGR_PCMSYNC_Pos) ¶&SPI_I2SCFGR_PCMSYNC SPI_I2SCFGR_PCMSYNC_Msk ·&SPI_I2SCFGR_I2SCFG_Pos (8U) ¸&SPI_I2SCFGR_I2SCFG_Msk (0x3UL << SPI_I2SCFGR_I2SCFG_Pos) ¹&SPI_I2SCFGR_I2SCFG SPI_I2SCFGR_I2SCFG_Msk º&SPI_I2SCFGR_I2SCFG_0 (0x1UL << SPI_I2SCFGR_I2SCFG_Pos) »&SPI_I2SCFGR_I2SCFG_1 (0x2UL << SPI_I2SCFGR_I2SCFG_Pos) ¼&SPI_I2SCFGR_I2SE_Pos (10U) ½&SPI_I2SCFGR_I2SE_Msk (0x1UL << SPI_I2SCFGR_I2SE_Pos) ¾&SPI_I2SCFGR_I2SE SPI_I2SCFGR_I2SE_Msk ¿&SPI_I2SCFGR_I2SMOD_Pos (11U) À&SPI_I2SCFGR_I2SMOD_Msk (0x1UL << SPI_I2SCFGR_I2SMOD_Pos) Á&SPI_I2SCFGR_I2SMOD SPI_I2SCFGR_I2SMOD_Msk Â&SPI_I2SCFGR_ASTRTEN_Pos (12U) Ã&SPI_I2SCFGR_ASTRTEN_Msk (0x1UL << SPI_I2SCFGR_ASTRTEN_Pos) Ä&SPI_I2SCFGR_ASTRTEN SPI_I2SCFGR_ASTRTEN_Msk Æ&SPI_I2SPR_I2SDIV_Pos (0U) Ç&SPI_I2SPR_I2SDIV_Msk (0xFFUL << SPI_I2SPR_I2SDIV_Pos) È&SPI_I2SPR_I2SDIV SPI_I2SPR_I2SDIV_Msk É&SPI_I2SPR_ODD_Pos (8U) Ê&SPI_I2SPR_ODD_Msk (0x1UL << SPI_I2SPR_ODD_Pos) Ë&SPI_I2SPR_ODD SPI_I2SPR_ODD_Msk Ì&SPI_I2SPR_MCKOE_Pos (9U) Í&SPI_I2SPR_MCKOE_Msk (0x1UL << SPI_I2SPR_MCKOE_Pos) Î&SPI_I2SPR_MCKOE SPI_I2SPR_MCKOE_Msk Ö&SYSCFG_CFGR1_MEM_MODE_Pos (0U) ×&SYSCFG_CFGR1_MEM_MODE_Msk (0x3UL << SYSCFG_CFGR1_MEM_MODE_Pos) Ø&SYSCFG_CFGR1_MEM_MODE SYSCFG_CFGR1_MEM_MODE_Msk Ù&SYSCFG_CFGR1_MEM_MODE_0 (0x1UL << SYSCFG_CFGR1_MEM_MODE_Pos) Ú&SYSCFG_CFGR1_MEM_MODE_1 (0x2UL << SYSCFG_CFGR1_MEM_MODE_Pos) Û&SYSCFG_CFGR1_UFB_Pos (3U) Ü&SYSCFG_CFGR1_UFB_Msk (0x1UL << SYSCFG_CFGR1_UFB_Pos) Ý&SYSCFG_CFGR1_UFB SYSCFG_CFGR1_UFB_Msk Þ&SYSCFG_CFGR1_BOOT_MODE_Pos (8U) ß&SYSCFG_CFGR1_BOOT_MODE_Msk (0x3UL << SYSCFG_CFGR1_BOOT_MODE_Pos) à&SYSCFG_CFGR1_BOOT_MODE SYSCFG_CFGR1_BOOT_MODE_Msk á&SYSCFG_CFGR1_BOOT_MODE_0 (0x1UL << SYSCFG_CFGR1_BOOT_MODE_Pos) â&SYSCFG_CFGR1_BOOT_MODE_1 (0x2UL << SYSCFG_CFGR1_BOOT_MODE_Pos) å&SYSCFG_CFGR2_FWDISEN_Pos (0U) æ&SYSCFG_CFGR2_FWDISEN_Msk (0x1UL << SYSCFG_CFGR2_FWDISEN_Pos) ç&SYSCFG_CFGR2_FWDISEN SYSCFG_CFGR2_FWDISEN_Msk è&SYSCFG_CFGR2_I2C_PB6_FMP_Pos (8U) é&SYSCFG_CFGR2_I2C_PB6_FMP_Msk (0x1UL << SYSCFG_CFGR2_I2C_PB6_FMP_Pos) ê&SYSCFG_CFGR2_I2C_PB6_FMP SYSCFG_CFGR2_I2C_PB6_FMP_Msk ë&SYSCFG_CFGR2_I2C_PB7_FMP_Pos (9U) ì&SYSCFG_CFGR2_I2C_PB7_FMP_Msk (0x1UL << SYSCFG_CFGR2_I2C_PB7_FMP_Pos) í&SYSCFG_CFGR2_I2C_PB7_FMP SYSCFG_CFGR2_I2C_PB7_FMP_Msk î&SYSCFG_CFGR2_I2C_PB8_FMP_Pos (10U) ï&SYSCFG_CFGR2_I2C_PB8_FMP_Msk (0x1UL << SYSCFG_CFGR2_I2C_PB8_FMP_Pos) ð&SYSCFG_CFGR2_I2C_PB8_FMP SYSCFG_CFGR2_I2C_PB8_FMP_Msk ñ&SYSCFG_CFGR2_I2C_PB9_FMP_Pos (11U) ò&SYSCFG_CFGR2_I2C_PB9_FMP_Msk (0x1UL << SYSCFG_CFGR2_I2C_PB9_FMP_Pos) ó&SYSCFG_CFGR2_I2C_PB9_FMP SYSCFG_CFGR2_I2C_PB9_FMP_Msk ô&SYSCFG_CFGR2_I2C1_FMP_Pos (12U) õ&SYSCFG_CFGR2_I2C1_FMP_Msk (0x1UL << SYSCFG_CFGR2_I2C1_FMP_Pos) ö&SYSCFG_CFGR2_I2C1_FMP SYSCFG_CFGR2_I2C1_FMP_Msk ÷&SYSCFG_CFGR2_I2C2_FMP_Pos (13U) ø&SYSCFG_CFGR2_I2C2_FMP_Msk (0x1UL << SYSCFG_CFGR2_I2C2_FMP_Pos) ù&SYSCFG_CFGR2_I2C2_FMP SYSCFG_CFGR2_I2C2_FMP_Msk ú&SYSCFG_CFGR2_I2C3_FMP_Pos (14U) û&SYSCFG_CFGR2_I2C3_FMP_Msk (0x1UL << SYSCFG_CFGR2_I2C3_FMP_Pos) ü&SYSCFG_CFGR2_I2C3_FMP SYSCFG_CFGR2_I2C3_FMP_Msk ÿ&SYSCFG_EXTICR1_EXTI0_Pos (0U) 'SYSCFG_EXTICR1_EXTI0_Msk (0xFUL << SYSCFG_EXTICR1_EXTI0_Pos) 'SYSCFG_EXTICR1_EXTI0 SYSCFG_EXTICR1_EXTI0_Msk 'SYSCFG_EXTICR1_EXTI1_Pos (4U) 'SYSCFG_EXTICR1_EXTI1_Msk (0xFUL << SYSCFG_EXTICR1_EXTI1_Pos) 'SYSCFG_EXTICR1_EXTI1 SYSCFG_EXTICR1_EXTI1_Msk
'SYSCFG_EXTICR1_EXTI2_Pos (8U) 'SYSCFG_EXTICR1_EXTI2_Msk (0xFUL << SYSCFG_EXTICR1_EXTI2_Pos) 'SYSCFG_EXTICR1_EXTI2 SYSCFG_EXTICR1_EXTI2_Msk 'SYSCFG_EXTICR1_EXTI3_Pos (12U) 'SYSCFG_EXTICR1_EXTI3_Msk (0xFUL << SYSCFG_EXTICR1_EXTI3_Pos) 'SYSCFG_EXTICR1_EXTI3 SYSCFG_EXTICR1_EXTI3_Msk 'SYSCFG_EXTICR1_EXTI0_PA (0x00000000U) 'SYSCFG_EXTICR1_EXTI0_PB (0x00000001U) 'SYSCFG_EXTICR1_EXTI0_PC (0x00000002U) 'SYSCFG_EXTICR1_EXTI0_PD (0x00000003U) 'SYSCFG_EXTICR1_EXTI0_PE (0x00000004U) 'SYSCFG_EXTICR1_EXTI0_PH (0x00000005U) 'SYSCFG_EXTICR1_EXTI1_PA (0x00000000U) 'SYSCFG_EXTICR1_EXTI1_PB (0x00000010U) 'SYSCFG_EXTICR1_EXTI1_PC (0x00000020U) 'SYSCFG_EXTICR1_EXTI1_PD (0x00000030U) 'SYSCFG_EXTICR1_EXTI1_PE (0x00000040U) 'SYSCFG_EXTICR1_EXTI1_PH (0x00000050U) £'SYSCFG_EXTICR1_EXTI2_PA (0x00000000U) ¤'SYSCFG_EXTICR1_EXTI2_PB (0x00000100U) ¥'SYSCFG_EXTICR1_EXTI2_PC (0x00000200U) ¦'SYSCFG_EXTICR1_EXTI2_PD (0x00000300U) §'SYSCFG_EXTICR1_EXTI2_PE (0x00000400U) ¬'SYSCFG_EXTICR1_EXTI3_PA (0x00000000U) 'SYSCFG_EXTICR1_EXTI3_PB (0x00001000U) ®'SYSCFG_EXTICR1_EXTI3_PC (0x00002000U) ¯'SYSCFG_EXTICR1_EXTI3_PD (0x00003000U) °'SYSCFG_EXTICR1_EXTI3_PE (0x00004000U) ³'SYSCFG_EXTICR2_EXTI4_Pos (0U) ´'SYSCFG_EXTICR2_EXTI4_Msk (0xFUL << SYSCFG_EXTICR2_EXTI4_Pos) µ'SYSCFG_EXTICR2_EXTI4 SYSCFG_EXTICR2_EXTI4_Msk ¶'SYSCFG_EXTICR2_EXTI5_Pos (4U) ·'SYSCFG_EXTICR2_EXTI5_Msk (0xFUL << SYSCFG_EXTICR2_EXTI5_Pos) ¸'SYSCFG_EXTICR2_EXTI5 SYSCFG_EXTICR2_EXTI5_Msk ¹'SYSCFG_EXTICR2_EXTI6_Pos (8U) º'SYSCFG_EXTICR2_EXTI6_Msk (0xFUL << SYSCFG_EXTICR2_EXTI6_Pos) »'SYSCFG_EXTICR2_EXTI6 SYSCFG_EXTICR2_EXTI6_Msk ¼'SYSCFG_EXTICR2_EXTI7_Pos (12U) ½'SYSCFG_EXTICR2_EXTI7_Msk (0xFUL << SYSCFG_EXTICR2_EXTI7_Pos) ¾'SYSCFG_EXTICR2_EXTI7 SYSCFG_EXTICR2_EXTI7_Msk Ã'SYSCFG_EXTICR2_EXTI4_PA (0x00000000U) Ä'SYSCFG_EXTICR2_EXTI4_PB (0x00000001U) Å'SYSCFG_EXTICR2_EXTI4_PC (0x00000002U) Æ'SYSCFG_EXTICR2_EXTI4_PD (0x00000003U) Ç'SYSCFG_EXTICR2_EXTI4_PE (0x00000004U) Ì'SYSCFG_EXTICR2_EXTI5_PA (0x00000000U) Í'SYSCFG_EXTICR2_EXTI5_PB (0x00000010U) Î'SYSCFG_EXTICR2_EXTI5_PC (0x00000020U) Ï'SYSCFG_EXTICR2_EXTI5_PD (0x00000030U) Ð'SYSCFG_EXTICR2_EXTI5_PE (0x00000040U) Õ'SYSCFG_EXTICR2_EXTI6_PA (0x00000000U) Ö'SYSCFG_EXTICR2_EXTI6_PB (0x00000100U) ×'SYSCFG_EXTICR2_EXTI6_PC (0x00000200U) Ø'SYSCFG_EXTICR2_EXTI6_PD (0x00000300U) Ù'SYSCFG_EXTICR2_EXTI6_PE (0x00000400U) Þ'SYSCFG_EXTICR2_EXTI7_PA (0x00000000U) ß'SYSCFG_EXTICR2_EXTI7_PB (0x00001000U) à'SYSCFG_EXTICR2_EXTI7_PC (0x00002000U) á'SYSCFG_EXTICR2_EXTI7_PD (0x00003000U) â'SYSCFG_EXTICR2_EXTI7_PE (0x00004000U) å'SYSCFG_EXTICR3_EXTI8_Pos (0U) æ'SYSCFG_EXTICR3_EXTI8_Msk (0xFUL << SYSCFG_EXTICR3_EXTI8_Pos) ç'SYSCFG_EXTICR3_EXTI8 SYSCFG_EXTICR3_EXTI8_Msk è'SYSCFG_EXTICR3_EXTI9_Pos (4U) é'SYSCFG_EXTICR3_EXTI9_Msk (0xFUL << SYSCFG_EXTICR3_EXTI9_Pos) ê'SYSCFG_EXTICR3_EXTI9 SYSCFG_EXTICR3_EXTI9_Msk ë'SYSCFG_EXTICR3_EXTI10_Pos (8U) ì'SYSCFG_EXTICR3_EXTI10_Msk (0xFUL << SYSCFG_EXTICR3_EXTI10_Pos) í'SYSCFG_EXTICR3_EXTI10 SYSCFG_EXTICR3_EXTI10_Msk î'SYSCFG_EXTICR3_EXTI11_Pos (12U) ï'SYSCFG_EXTICR3_EXTI11_Msk (0xFUL << SYSCFG_EXTICR3_EXTI11_Pos) ð'SYSCFG_EXTICR3_EXTI11 SYSCFG_EXTICR3_EXTI11_Msk õ'SYSCFG_EXTICR3_EXTI8_PA (0x00000000U) ö'SYSCFG_EXTICR3_EXTI8_PB (0x00000001U) ÷'SYSCFG_EXTICR3_EXTI8_PC (0x00000002U) ø'SYSCFG_EXTICR3_EXTI8_PD (0x00000003U) ù'SYSCFG_EXTICR3_EXTI8_PE (0x00000004U) þ'SYSCFG_EXTICR3_EXTI9_PA (0x00000000U) ÿ'SYSCFG_EXTICR3_EXTI9_PB (0x00000010U) (SYSCFG_EXTICR3_EXTI9_PC (0x00000020U) (SYSCFG_EXTICR3_EXTI9_PD (0x00000030U) (SYSCFG_EXTICR3_EXTI9_PE (0x00000040U) (SYSCFG_EXTICR3_EXTI9_PH (0x00000050U) (SYSCFG_EXTICR3_EXTI10_PA (0x00000000U) (SYSCFG_EXTICR3_EXTI10_PB (0x00000100U) (SYSCFG_EXTICR3_EXTI10_PC (0x00000200U) (SYSCFG_EXTICR3_EXTI10_PD (0x00000300U) (SYSCFG_EXTICR3_EXTI10_PE (0x00000400U) (SYSCFG_EXTICR3_EXTI10_PH (0x00000500U) (SYSCFG_EXTICR3_EXTI11_PA (0x00000000U) (SYSCFG_EXTICR3_EXTI11_PB (0x00001000U) (SYSCFG_EXTICR3_EXTI11_PC (0x00002000U) (SYSCFG_EXTICR3_EXTI11_PD (0x00003000U) (SYSCFG_EXTICR3_EXTI11_PE (0x00004000U) (SYSCFG_EXTICR4_EXTI12_Pos (0U) (SYSCFG_EXTICR4_EXTI12_Msk (0xFUL << SYSCFG_EXTICR4_EXTI12_Pos) (SYSCFG_EXTICR4_EXTI12 SYSCFG_EXTICR4_EXTI12_Msk (SYSCFG_EXTICR4_EXTI13_Pos (4U) (SYSCFG_EXTICR4_EXTI13_Msk (0xFUL << SYSCFG_EXTICR4_EXTI13_Pos) (SYSCFG_EXTICR4_EXTI13 SYSCFG_EXTICR4_EXTI13_Msk (SYSCFG_EXTICR4_EXTI14_Pos (8U) (SYSCFG_EXTICR4_EXTI14_Msk (0xFUL << SYSCFG_EXTICR4_EXTI14_Pos) ¡(SYSCFG_EXTICR4_EXTI14 SYSCFG_EXTICR4_EXTI14_Msk ¢(SYSCFG_EXTICR4_EXTI15_Pos (12U) £(SYSCFG_EXTICR4_EXTI15_Msk (0xFUL << SYSCFG_EXTICR4_EXTI15_Pos) ¤(SYSCFG_EXTICR4_EXTI15 SYSCFG_EXTICR4_EXTI15_Msk ©(SYSCFG_EXTICR4_EXTI12_PA (0x00000000U) ª(SYSCFG_EXTICR4_EXTI12_PB (0x00000001U) «(SYSCFG_EXTICR4_EXTI12_PC (0x00000002U) ¬(SYSCFG_EXTICR4_EXTI12_PD (0x00000003U) (SYSCFG_EXTICR4_EXTI12_PE (0x00000004U) ²(SYSCFG_EXTICR4_EXTI13_PA (0x00000000U) ³(SYSCFG_EXTICR4_EXTI13_PB (0x00000010U) ´(SYSCFG_EXTICR4_EXTI13_PC (0x00000020U) µ(SYSCFG_EXTICR4_EXTI13_PD (0x00000030U) ¶(SYSCFG_EXTICR4_EXTI13_PE (0x00000040U) »(SYSCFG_EXTICR4_EXTI14_PA (0x00000000U) ¼(SYSCFG_EXTICR4_EXTI14_PB (0x00000100U) ½(SYSCFG_EXTICR4_EXTI14_PC (0x00000200U) ¾(SYSCFG_EXTICR4_EXTI14_PD (0x00000300U) ¿(SYSCFG_EXTICR4_EXTI14_PE (0x00000400U) Ä(SYSCFG_EXTICR4_EXTI15_PA (0x00000000U) Å(SYSCFG_EXTICR4_EXTI15_PB (0x00001000U) Æ(SYSCFG_EXTICR4_EXTI15_PC (0x00002000U) Ç(SYSCFG_EXTICR4_EXTI15_PD (0x00003000U) È(SYSCFG_EXTICR4_EXTI15_PE (0x00004000U) Ì(SYSCFG_CFGR3_EN_VREFINT_Pos (0U) Í(SYSCFG_CFGR3_EN_VREFINT_Msk (0x1UL << SYSCFG_CFGR3_EN_VREFINT_Pos) Î(SYSCFG_CFGR3_EN_VREFINT SYSCFG_CFGR3_EN_VREFINT_Msk Ï(SYSCFG_CFGR3_VREF_OUT_Pos (4U) Ð(SYSCFG_CFGR3_VREF_OUT_Msk (0x3UL << SYSCFG_CFGR3_VREF_OUT_Pos) Ñ(SYSCFG_CFGR3_VREF_OUT SYSCFG_CFGR3_VREF_OUT_Msk Ò(SYSCFG_CFGR3_VREF_OUT_0 (0x1UL << SYSCFG_CFGR3_VREF_OUT_Pos) Ó(SYSCFG_CFGR3_VREF_OUT_1 (0x2UL << SYSCFG_CFGR3_VREF_OUT_Pos) Ô(SYSCFG_CFGR3_ENBUF_VREFINT_ADC_Pos (8U) Õ(SYSCFG_CFGR3_ENBUF_VREFINT_ADC_Msk (0x1UL << SYSCFG_CFGR3_ENBUF_VREFINT_ADC_Pos) Ö(SYSCFG_CFGR3_ENBUF_VREFINT_ADC SYSCFG_CFGR3_ENBUF_VREFINT_ADC_Msk ×(SYSCFG_CFGR3_ENBUF_SENSOR_ADC_Pos (9U) Ø(SYSCFG_CFGR3_ENBUF_SENSOR_ADC_Msk (0x1UL << SYSCFG_CFGR3_ENBUF_SENSOR_ADC_Pos) Ù(SYSCFG_CFGR3_ENBUF_SENSOR_ADC SYSCFG_CFGR3_ENBUF_SENSOR_ADC_Msk Ú(SYSCFG_CFGR3_ENBUFLP_VREFINT_COMP_Pos (12U) Û(SYSCFG_CFGR3_ENBUFLP_VREFINT_COMP_Msk (0x1UL << SYSCFG_CFGR3_ENBUFLP_VREFINT_COMP_Pos) Ü(SYSCFG_CFGR3_ENBUFLP_VREFINT_COMP SYSCFG_CFGR3_ENBUFLP_VREFINT_COMP_Msk Ý(SYSCFG_CFGR3_VREFINT_RDYF_Pos (30U) Þ(SYSCFG_CFGR3_VREFINT_RDYF_Msk (0x1UL << SYSCFG_CFGR3_VREFINT_RDYF_Pos) ß(SYSCFG_CFGR3_VREFINT_RDYF SYSCFG_CFGR3_VREFINT_RDYF_Msk à(SYSCFG_CFGR3_REF_LOCK_Pos (31U) á(SYSCFG_CFGR3_REF_LOCK_Msk (0x1UL << SYSCFG_CFGR3_REF_LOCK_Pos) â(SYSCFG_CFGR3_REF_LOCK SYSCFG_CFGR3_REF_LOCK_Msk æ(SYSCFG_CFGR3_EN_BGAP SYSCFG_CFGR3_EN_VREFINT ç(SYSCFG_CFGR3_ENBUF_BGAP_ADC SYSCFG_CFGR3_ENBUF_VREFINT_ADC è(SYSCFG_CFGR3_ENBUFLP_BGAP_COMP SYSCFG_CFGR3_ENBUFLP_VREFINT_COMP é(SYSCFG_VREFINT_ADC_RDYF SYSCFG_CFGR3_VREFINT_RDYF ê(SYSCFG_CFGR3_SENSOR_ADC_RDYF SYSCFG_CFGR3_VREFINT_RDYF ë(SYSCFG_CFGR3_VREFINT_ADC_RDYF SYSCFG_CFGR3_VREFINT_RDYF ì(SYSCFG_CFGR3_VREFINT_COMP_RDYF SYSCFG_CFGR3_VREFINT_RDYF ö(TIM_TIM2_REMAP_HSI_SUPPORT ÷(TIM_TIM2_REMAP_HSI48_SUPPORT ú(TIM_CR1_CEN_Pos (0U) û(TIM_CR1_CEN_Msk (0x1UL << TIM_CR1_CEN_Pos) ü(TIM_CR1_CEN TIM_CR1_CEN_Msk ý(TIM_CR1_UDIS_Pos (1U) þ(TIM_CR1_UDIS_Msk (0x1UL << TIM_CR1_UDIS_Pos) ÿ(TIM_CR1_UDIS TIM_CR1_UDIS_Msk )TIM_CR1_URS_Pos (2U) )TIM_CR1_URS_Msk (0x1UL << TIM_CR1_URS_Pos) )TIM_CR1_URS TIM_CR1_URS_Msk )TIM_CR1_OPM_Pos (3U) )TIM_CR1_OPM_Msk (0x1UL << TIM_CR1_OPM_Pos)
)TIM_CR1_OPM TIM_CR1_OPM_Msk )TIM_CR1_DIR_Pos (4U) )TIM_CR1_DIR_Msk (0x1UL << TIM_CR1_DIR_Pos) )TIM_CR1_DIR TIM_CR1_DIR_Msk )TIM_CR1_CMS_Pos (5U) )TIM_CR1_CMS_Msk (0x3UL << TIM_CR1_CMS_Pos) )TIM_CR1_CMS TIM_CR1_CMS_Msk )TIM_CR1_CMS_0 (0x1UL << TIM_CR1_CMS_Pos) )TIM_CR1_CMS_1 (0x2UL << TIM_CR1_CMS_Pos) )TIM_CR1_ARPE_Pos (7U) )TIM_CR1_ARPE_Msk (0x1UL << TIM_CR1_ARPE_Pos) )TIM_CR1_ARPE TIM_CR1_ARPE_Msk )TIM_CR1_CKD_Pos (8U) )TIM_CR1_CKD_Msk (0x3UL << TIM_CR1_CKD_Pos) )TIM_CR1_CKD TIM_CR1_CKD_Msk )TIM_CR1_CKD_0 (0x1UL << TIM_CR1_CKD_Pos) )TIM_CR1_CKD_1 (0x2UL << TIM_CR1_CKD_Pos) )TIM_CR2_CCDS_Pos (3U) )TIM_CR2_CCDS_Msk (0x1UL << TIM_CR2_CCDS_Pos) )TIM_CR2_CCDS TIM_CR2_CCDS_Msk )TIM_CR2_MMS_Pos (4U) )TIM_CR2_MMS_Msk (0x7UL << TIM_CR2_MMS_Pos) ¡)TIM_CR2_MMS TIM_CR2_MMS_Msk ¢)TIM_CR2_MMS_0 (0x1UL << TIM_CR2_MMS_Pos) £)TIM_CR2_MMS_1 (0x2UL << TIM_CR2_MMS_Pos) ¤)TIM_CR2_MMS_2 (0x4UL << TIM_CR2_MMS_Pos) ¦)TIM_CR2_TI1S_Pos (7U) §)TIM_CR2_TI1S_Msk (0x1UL << TIM_CR2_TI1S_Pos) ¨)TIM_CR2_TI1S TIM_CR2_TI1S_Msk «)TIM_SMCR_SMS_Pos (0U) ¬)TIM_SMCR_SMS_Msk (0x7UL << TIM_SMCR_SMS_Pos) )TIM_SMCR_SMS TIM_SMCR_SMS_Msk ®)TIM_SMCR_SMS_0 (0x1UL << TIM_SMCR_SMS_Pos) ¯)TIM_SMCR_SMS_1 (0x2UL << TIM_SMCR_SMS_Pos) °)TIM_SMCR_SMS_2 (0x4UL << TIM_SMCR_SMS_Pos) ²)TIM_SMCR_TS_Pos (4U) ³)TIM_SMCR_TS_Msk (0x7UL << TIM_SMCR_TS_Pos) ´)TIM_SMCR_TS TIM_SMCR_TS_Msk µ)TIM_SMCR_TS_0 (0x1UL << TIM_SMCR_TS_Pos) ¶)TIM_SMCR_TS_1 (0x2UL << TIM_SMCR_TS_Pos) ·)TIM_SMCR_TS_2 (0x4UL << TIM_SMCR_TS_Pos) ¹)TIM_SMCR_MSM_Pos (7U) º)TIM_SMCR_MSM_Msk (0x1UL << TIM_SMCR_MSM_Pos) »)TIM_SMCR_MSM TIM_SMCR_MSM_Msk ½)TIM_SMCR_ETF_Pos (8U) ¾)TIM_SMCR_ETF_Msk (0xFUL << TIM_SMCR_ETF_Pos) ¿)TIM_SMCR_ETF TIM_SMCR_ETF_Msk À)TIM_SMCR_ETF_0 (0x1UL << TIM_SMCR_ETF_Pos) Á)TIM_SMCR_ETF_1 (0x2UL << TIM_SMCR_ETF_Pos) Â)TIM_SMCR_ETF_2 (0x4UL << TIM_SMCR_ETF_Pos) Ã)TIM_SMCR_ETF_3 (0x8UL << TIM_SMCR_ETF_Pos) Å)TIM_SMCR_ETPS_Pos (12U) Æ)TIM_SMCR_ETPS_Msk (0x3UL << TIM_SMCR_ETPS_Pos) Ç)TIM_SMCR_ETPS TIM_SMCR_ETPS_Msk È)TIM_SMCR_ETPS_0 (0x1UL << TIM_SMCR_ETPS_Pos) É)TIM_SMCR_ETPS_1 (0x2UL << TIM_SMCR_ETPS_Pos) Ë)TIM_SMCR_ECE_Pos (14U) Ì)TIM_SMCR_ECE_Msk (0x1UL << TIM_SMCR_ECE_Pos) Í)TIM_SMCR_ECE TIM_SMCR_ECE_Msk Î)TIM_SMCR_ETP_Pos (15U) Ï)TIM_SMCR_ETP_Msk (0x1UL << TIM_SMCR_ETP_Pos) Ð)TIM_SMCR_ETP TIM_SMCR_ETP_Msk Ó)TIM_DIER_UIE_Pos (0U) Ô)TIM_DIER_UIE_Msk (0x1UL << TIM_DIER_UIE_Pos) Õ)TIM_DIER_UIE TIM_DIER_UIE_Msk Ö)TIM_DIER_CC1IE_Pos (1U) ×)TIM_DIER_CC1IE_Msk (0x1UL << TIM_DIER_CC1IE_Pos) Ø)TIM_DIER_CC1IE TIM_DIER_CC1IE_Msk Ù)TIM_DIER_CC2IE_Pos (2U) Ú)TIM_DIER_CC2IE_Msk (0x1UL << TIM_DIER_CC2IE_Pos) Û)TIM_DIER_CC2IE TIM_DIER_CC2IE_Msk Ü)TIM_DIER_CC3IE_Pos (3U) Ý)TIM_DIER_CC3IE_Msk (0x1UL << TIM_DIER_CC3IE_Pos) Þ)TIM_DIER_CC3IE TIM_DIER_CC3IE_Msk ß)TIM_DIER_CC4IE_Pos (4U) à)TIM_DIER_CC4IE_Msk (0x1UL << TIM_DIER_CC4IE_Pos) á)TIM_DIER_CC4IE TIM_DIER_CC4IE_Msk â)TIM_DIER_TIE_Pos (6U) ã)TIM_DIER_TIE_Msk (0x1UL << TIM_DIER_TIE_Pos) ä)TIM_DIER_TIE TIM_DIER_TIE_Msk å)TIM_DIER_UDE_Pos (8U) æ)TIM_DIER_UDE_Msk (0x1UL << TIM_DIER_UDE_Pos) ç)TIM_DIER_UDE TIM_DIER_UDE_Msk è)TIM_DIER_CC1DE_Pos (9U) é)TIM_DIER_CC1DE_Msk (0x1UL << TIM_DIER_CC1DE_Pos) ê)TIM_DIER_CC1DE TIM_DIER_CC1DE_Msk ë)TIM_DIER_CC2DE_Pos (10U) ì)TIM_DIER_CC2DE_Msk (0x1UL << TIM_DIER_CC2DE_Pos) í)TIM_DIER_CC2DE TIM_DIER_CC2DE_Msk î)TIM_DIER_CC3DE_Pos (11U) ï)TIM_DIER_CC3DE_Msk (0x1UL << TIM_DIER_CC3DE_Pos) ð)TIM_DIER_CC3DE TIM_DIER_CC3DE_Msk ñ)TIM_DIER_CC4DE_Pos (12U) ò)TIM_DIER_CC4DE_Msk (0x1UL << TIM_DIER_CC4DE_Pos) ó)TIM_DIER_CC4DE TIM_DIER_CC4DE_Msk ô)TIM_DIER_TDE_Pos (14U) õ)TIM_DIER_TDE_Msk (0x1UL << TIM_DIER_TDE_Pos) ö)TIM_DIER_TDE TIM_DIER_TDE_Msk ù)TIM_SR_UIF_Pos (0U) ú)TIM_SR_UIF_Msk (0x1UL << TIM_SR_UIF_Pos) û)TIM_SR_UIF TIM_SR_UIF_Msk ü)TIM_SR_CC1IF_Pos (1U) ý)TIM_SR_CC1IF_Msk (0x1UL << TIM_SR_CC1IF_Pos) þ)TIM_SR_CC1IF TIM_SR_CC1IF_Msk ÿ)TIM_SR_CC2IF_Pos (2U) *TIM_SR_CC2IF_Msk (0x1UL << TIM_SR_CC2IF_Pos) *TIM_SR_CC2IF TIM_SR_CC2IF_Msk *TIM_SR_CC3IF_Pos (3U) *TIM_SR_CC3IF_Msk (0x1UL << TIM_SR_CC3IF_Pos) *TIM_SR_CC3IF TIM_SR_CC3IF_Msk
*TIM_SR_CC4IF_Pos (4U) *TIM_SR_CC4IF_Msk (0x1UL << TIM_SR_CC4IF_Pos) *TIM_SR_CC4IF TIM_SR_CC4IF_Msk *TIM_SR_TIF_Pos (6U) *TIM_SR_TIF_Msk (0x1UL << TIM_SR_TIF_Pos) *TIM_SR_TIF TIM_SR_TIF_Msk *TIM_SR_CC1OF_Pos (9U) *TIM_SR_CC1OF_Msk (0x1UL << TIM_SR_CC1OF_Pos) *TIM_SR_CC1OF TIM_SR_CC1OF_Msk *TIM_SR_CC2OF_Pos (10U) *TIM_SR_CC2OF_Msk (0x1UL << TIM_SR_CC2OF_Pos) *TIM_SR_CC2OF TIM_SR_CC2OF_Msk *TIM_SR_CC3OF_Pos (11U) *TIM_SR_CC3OF_Msk (0x1UL << TIM_SR_CC3OF_Pos) *TIM_SR_CC3OF TIM_SR_CC3OF_Msk *TIM_SR_CC4OF_Pos (12U) *TIM_SR_CC4OF_Msk (0x1UL << TIM_SR_CC4OF_Pos) *TIM_SR_CC4OF TIM_SR_CC4OF_Msk *TIM_EGR_UG_Pos (0U) *TIM_EGR_UG_Msk (0x1UL << TIM_EGR_UG_Pos) *TIM_EGR_UG TIM_EGR_UG_Msk *TIM_EGR_CC1G_Pos (1U) *TIM_EGR_CC1G_Msk (0x1UL << TIM_EGR_CC1G_Pos) *TIM_EGR_CC1G TIM_EGR_CC1G_Msk *TIM_EGR_CC2G_Pos (2U) *TIM_EGR_CC2G_Msk (0x1UL << TIM_EGR_CC2G_Pos) ¡*TIM_EGR_CC2G TIM_EGR_CC2G_Msk ¢*TIM_EGR_CC3G_Pos (3U) £*TIM_EGR_CC3G_Msk (0x1UL << TIM_EGR_CC3G_Pos) ¤*TIM_EGR_CC3G TIM_EGR_CC3G_Msk ¥*TIM_EGR_CC4G_Pos (4U) ¦*TIM_EGR_CC4G_Msk (0x1UL << TIM_EGR_CC4G_Pos) §*TIM_EGR_CC4G TIM_EGR_CC4G_Msk ¨*TIM_EGR_TG_Pos (6U) ©*TIM_EGR_TG_Msk (0x1UL << TIM_EGR_TG_Pos) ª*TIM_EGR_TG TIM_EGR_TG_Msk *TIM_CCMR1_CC1S_Pos (0U) ®*TIM_CCMR1_CC1S_Msk (0x3UL << TIM_CCMR1_CC1S_Pos) ¯*TIM_CCMR1_CC1S TIM_CCMR1_CC1S_Msk °*TIM_CCMR1_CC1S_0 (0x1UL << TIM_CCMR1_CC1S_Pos) ±*TIM_CCMR1_CC1S_1 (0x2UL << TIM_CCMR1_CC1S_Pos) ³*TIM_CCMR1_OC1FE_Pos (2U) ´*TIM_CCMR1_OC1FE_Msk (0x1UL << TIM_CCMR1_OC1FE_Pos) µ*TIM_CCMR1_OC1FE TIM_CCMR1_OC1FE_Msk ¶*TIM_CCMR1_OC1PE_Pos (3U) ·*TIM_CCMR1_OC1PE_Msk (0x1UL << TIM_CCMR1_OC1PE_Pos) ¸*TIM_CCMR1_OC1PE TIM_CCMR1_OC1PE_Msk º*TIM_CCMR1_OC1M_Pos (4U) »*TIM_CCMR1_OC1M_Msk (0x7UL << TIM_CCMR1_OC1M_Pos) ¼*TIM_CCMR1_OC1M TIM_CCMR1_OC1M_Msk ½*TIM_CCMR1_OC1M_0 (0x1UL << TIM_CCMR1_OC1M_Pos) ¾*TIM_CCMR1_OC1M_1 (0x2UL << TIM_CCMR1_OC1M_Pos) ¿*TIM_CCMR1_OC1M_2 (0x4UL << TIM_CCMR1_OC1M_Pos) Á*TIM_CCMR1_OC1CE_Pos (7U) Â*TIM_CCMR1_OC1CE_Msk (0x1UL << TIM_CCMR1_OC1CE_Pos) Ã*TIM_CCMR1_OC1CE TIM_CCMR1_OC1CE_Msk Å*TIM_CCMR1_CC2S_Pos (8U) Æ*TIM_CCMR1_CC2S_Msk (0x3UL << TIM_CCMR1_CC2S_Pos) Ç*TIM_CCMR1_CC2S TIM_CCMR1_CC2S_Msk È*TIM_CCMR1_CC2S_0 (0x1UL << TIM_CCMR1_CC2S_Pos) É*TIM_CCMR1_CC2S_1 (0x2UL << TIM_CCMR1_CC2S_Pos) Ë*TIM_CCMR1_OC2FE_Pos (10U) Ì*TIM_CCMR1_OC2FE_Msk (0x1UL << TIM_CCMR1_OC2FE_Pos) Í*TIM_CCMR1_OC2FE TIM_CCMR1_OC2FE_Msk Î*TIM_CCMR1_OC2PE_Pos (11U) Ï*TIM_CCMR1_OC2PE_Msk (0x1UL << TIM_CCMR1_OC2PE_Pos) Ð*TIM_CCMR1_OC2PE TIM_CCMR1_OC2PE_Msk Ò*TIM_CCMR1_OC2M_Pos (12U) Ó*TIM_CCMR1_OC2M_Msk (0x7UL << TIM_CCMR1_OC2M_Pos) Ô*TIM_CCMR1_OC2M TIM_CCMR1_OC2M_Msk Õ*TIM_CCMR1_OC2M_0 (0x1UL << TIM_CCMR1_OC2M_Pos) Ö*TIM_CCMR1_OC2M_1 (0x2UL << TIM_CCMR1_OC2M_Pos) ×*TIM_CCMR1_OC2M_2 (0x4UL << TIM_CCMR1_OC2M_Pos) Ù*TIM_CCMR1_OC2CE_Pos (15U) Ú*TIM_CCMR1_OC2CE_Msk (0x1UL << TIM_CCMR1_OC2CE_Pos) Û*TIM_CCMR1_OC2CE TIM_CCMR1_OC2CE_Msk ß*TIM_CCMR1_IC1PSC_Pos (2U) à*TIM_CCMR1_IC1PSC_Msk (0x3UL << TIM_CCMR1_IC1PSC_Pos) á*TIM_CCMR1_IC1PSC TIM_CCMR1_IC1PSC_Msk â*TIM_CCMR1_IC1PSC_0 (0x1UL << TIM_CCMR1_IC1PSC_Pos) ã*TIM_CCMR1_IC1PSC_1 (0x2UL << TIM_CCMR1_IC1PSC_Pos) å*TIM_CCMR1_IC1F_Pos (4U) æ*TIM_CCMR1_IC1F_Msk (0xFUL << TIM_CCMR1_IC1F_Pos) ç*TIM_CCMR1_IC1F TIM_CCMR1_IC1F_Msk è*TIM_CCMR1_IC1F_0 (0x1UL << TIM_CCMR1_IC1F_Pos) é*TIM_CCMR1_IC1F_1 (0x2UL << TIM_CCMR1_IC1F_Pos) ê*TIM_CCMR1_IC1F_2 (0x4UL << TIM_CCMR1_IC1F_Pos) ë*TIM_CCMR1_IC1F_3 (0x8UL << TIM_CCMR1_IC1F_Pos) í*TIM_CCMR1_IC2PSC_Pos (10U) î*TIM_CCMR1_IC2PSC_Msk (0x3UL << TIM_CCMR1_IC2PSC_Pos) ï*TIM_CCMR1_IC2PSC TIM_CCMR1_IC2PSC_Msk ð*TIM_CCMR1_IC2PSC_0 (0x1UL << TIM_CCMR1_IC2PSC_Pos) ñ*TIM_CCMR1_IC2PSC_1 (0x2UL << TIM_CCMR1_IC2PSC_Pos) ó*TIM_CCMR1_IC2F_Pos (12U) ô*TIM_CCMR1_IC2F_Msk (0xFUL << TIM_CCMR1_IC2F_Pos) õ*TIM_CCMR1_IC2F TIM_CCMR1_IC2F_Msk ö*TIM_CCMR1_IC2F_0 (0x1UL << TIM_CCMR1_IC2F_Pos) ÷*TIM_CCMR1_IC2F_1 (0x2UL << TIM_CCMR1_IC2F_Pos) ø*TIM_CCMR1_IC2F_2 (0x4UL << TIM_CCMR1_IC2F_Pos) ù*TIM_CCMR1_IC2F_3 (0x8UL << TIM_CCMR1_IC2F_Pos) ü*TIM_CCMR2_CC3S_Pos (0U) ý*TIM_CCMR2_CC3S_Msk (0x3UL << TIM_CCMR2_CC3S_Pos) þ*TIM_CCMR2_CC3S TIM_CCMR2_CC3S_Msk ÿ*TIM_CCMR2_CC3S_0 (0x1UL << TIM_CCMR2_CC3S_Pos) +TIM_CCMR2_CC3S_1 (0x2UL << TIM_CCMR2_CC3S_Pos) +TIM_CCMR2_OC3FE_Pos (2U) +TIM_CCMR2_OC3FE_Msk (0x1UL << TIM_CCMR2_OC3FE_Pos) +TIM_CCMR2_OC3FE TIM_CCMR2_OC3FE_Msk
+TIM_CCMR2_OC3PE_Pos (3U) +TIM_CCMR2_OC3PE_Msk (0x1UL << TIM_CCMR2_OC3PE_Pos) +TIM_CCMR2_OC3PE TIM_CCMR2_OC3PE_Msk +TIM_CCMR2_OC3M_Pos (4U) +TIM_CCMR2_OC3M_Msk (0x7UL << TIM_CCMR2_OC3M_Pos) +TIM_CCMR2_OC3M TIM_CCMR2_OC3M_Msk +TIM_CCMR2_OC3M_0 (0x1UL << TIM_CCMR2_OC3M_Pos) +TIM_CCMR2_OC3M_1 (0x2UL << TIM_CCMR2_OC3M_Pos) +TIM_CCMR2_OC3M_2 (0x4UL << TIM_CCMR2_OC3M_Pos) +TIM_CCMR2_OC3CE_Pos (7U) +TIM_CCMR2_OC3CE_Msk (0x1UL << TIM_CCMR2_OC3CE_Pos) +TIM_CCMR2_OC3CE TIM_CCMR2_OC3CE_Msk +TIM_CCMR2_CC4S_Pos (8U) +TIM_CCMR2_CC4S_Msk (0x3UL << TIM_CCMR2_CC4S_Pos) +TIM_CCMR2_CC4S TIM_CCMR2_CC4S_Msk +TIM_CCMR2_CC4S_0 (0x1UL << TIM_CCMR2_CC4S_Pos) +TIM_CCMR2_CC4S_1 (0x2UL << TIM_CCMR2_CC4S_Pos) +TIM_CCMR2_OC4FE_Pos (10U) +TIM_CCMR2_OC4FE_Msk (0x1UL << TIM_CCMR2_OC4FE_Pos) +TIM_CCMR2_OC4FE TIM_CCMR2_OC4FE_Msk +TIM_CCMR2_OC4PE_Pos (11U) +TIM_CCMR2_OC4PE_Msk (0x1UL << TIM_CCMR2_OC4PE_Pos) +TIM_CCMR2_OC4PE TIM_CCMR2_OC4PE_Msk ¡+TIM_CCMR2_OC4M_Pos (12U) ¢+TIM_CCMR2_OC4M_Msk (0x7UL << TIM_CCMR2_OC4M_Pos) £+TIM_CCMR2_OC4M TIM_CCMR2_OC4M_Msk ¤+TIM_CCMR2_OC4M_0 (0x1UL << TIM_CCMR2_OC4M_Pos) ¥+TIM_CCMR2_OC4M_1 (0x2UL << TIM_CCMR2_OC4M_Pos) ¦+TIM_CCMR2_OC4M_2 (0x4UL << TIM_CCMR2_OC4M_Pos) ¨+TIM_CCMR2_OC4CE_Pos (15U) ©+TIM_CCMR2_OC4CE_Msk (0x1UL << TIM_CCMR2_OC4CE_Pos) ª+TIM_CCMR2_OC4CE TIM_CCMR2_OC4CE_Msk ®+TIM_CCMR2_IC3PSC_Pos (2U) ¯+TIM_CCMR2_IC3PSC_Msk (0x3UL << TIM_CCMR2_IC3PSC_Pos) °+TIM_CCMR2_IC3PSC TIM_CCMR2_IC3PSC_Msk ±+TIM_CCMR2_IC3PSC_0 (0x1UL << TIM_CCMR2_IC3PSC_Pos) ²+TIM_CCMR2_IC3PSC_1 (0x2UL << TIM_CCMR2_IC3PSC_Pos) ´+TIM_CCMR2_IC3F_Pos (4U) µ+TIM_CCMR2_IC3F_Msk (0xFUL << TIM_CCMR2_IC3F_Pos) ¶+TIM_CCMR2_IC3F TIM_CCMR2_IC3F_Msk ·+TIM_CCMR2_IC3F_0 (0x1UL << TIM_CCMR2_IC3F_Pos) ¸+TIM_CCMR2_IC3F_1 (0x2UL << TIM_CCMR2_IC3F_Pos) ¹+TIM_CCMR2_IC3F_2 (0x4UL << TIM_CCMR2_IC3F_Pos) º+TIM_CCMR2_IC3F_3 (0x8UL << TIM_CCMR2_IC3F_Pos) ¼+TIM_CCMR2_IC4PSC_Pos (10U) ½+TIM_CCMR2_IC4PSC_Msk (0x3UL << TIM_CCMR2_IC4PSC_Pos) ¾+TIM_CCMR2_IC4PSC TIM_CCMR2_IC4PSC_Msk ¿+TIM_CCMR2_IC4PSC_0 (0x1UL << TIM_CCMR2_IC4PSC_Pos) À+TIM_CCMR2_IC4PSC_1 (0x2UL << TIM_CCMR2_IC4PSC_Pos) Â+TIM_CCMR2_IC4F_Pos (12U) Ã+TIM_CCMR2_IC4F_Msk (0xFUL << TIM_CCMR2_IC4F_Pos) Ä+TIM_CCMR2_IC4F TIM_CCMR2_IC4F_Msk Å+TIM_CCMR2_IC4F_0 (0x1UL << TIM_CCMR2_IC4F_Pos) Æ+TIM_CCMR2_IC4F_1 (0x2UL << TIM_CCMR2_IC4F_Pos) Ç+TIM_CCMR2_IC4F_2 (0x4UL << TIM_CCMR2_IC4F_Pos) È+TIM_CCMR2_IC4F_3 (0x8UL << TIM_CCMR2_IC4F_Pos) Ë+TIM_CCER_CC1E_Pos (0U) Ì+TIM_CCER_CC1E_Msk (0x1UL << TIM_CCER_CC1E_Pos) Í+TIM_CCER_CC1E TIM_CCER_CC1E_Msk Î+TIM_CCER_CC1P_Pos (1U) Ï+TIM_CCER_CC1P_Msk (0x1UL << TIM_CCER_CC1P_Pos) Ð+TIM_CCER_CC1P TIM_CCER_CC1P_Msk Ñ+TIM_CCER_CC1NP_Pos (3U) Ò+TIM_CCER_CC1NP_Msk (0x1UL << TIM_CCER_CC1NP_Pos) Ó+TIM_CCER_CC1NP TIM_CCER_CC1NP_Msk Ô+TIM_CCER_CC2E_Pos (4U) Õ+TIM_CCER_CC2E_Msk (0x1UL << TIM_CCER_CC2E_Pos) Ö+TIM_CCER_CC2E TIM_CCER_CC2E_Msk ×+TIM_CCER_CC2P_Pos (5U) Ø+TIM_CCER_CC2P_Msk (0x1UL << TIM_CCER_CC2P_Pos) Ù+TIM_CCER_CC2P TIM_CCER_CC2P_Msk Ú+TIM_CCER_CC2NP_Pos (7U) Û+TIM_CCER_CC2NP_Msk (0x1UL << TIM_CCER_CC2NP_Pos) Ü+TIM_CCER_CC2NP TIM_CCER_CC2NP_Msk Ý+TIM_CCER_CC3E_Pos (8U) Þ+TIM_CCER_CC3E_Msk (0x1UL << TIM_CCER_CC3E_Pos) ß+TIM_CCER_CC3E TIM_CCER_CC3E_Msk à+TIM_CCER_CC3P_Pos (9U) á+TIM_CCER_CC3P_Msk (0x1UL << TIM_CCER_CC3P_Pos) â+TIM_CCER_CC3P TIM_CCER_CC3P_Msk ã+TIM_CCER_CC3NP_Pos (11U) ä+TIM_CCER_CC3NP_Msk (0x1UL << TIM_CCER_CC3NP_Pos) å+TIM_CCER_CC3NP TIM_CCER_CC3NP_Msk æ+TIM_CCER_CC4E_Pos (12U) ç+TIM_CCER_CC4E_Msk (0x1UL << TIM_CCER_CC4E_Pos) è+TIM_CCER_CC4E TIM_CCER_CC4E_Msk é+TIM_CCER_CC4P_Pos (13U) ê+TIM_CCER_CC4P_Msk (0x1UL << TIM_CCER_CC4P_Pos) ë+TIM_CCER_CC4P TIM_CCER_CC4P_Msk ì+TIM_CCER_CC4NP_Pos (15U) í+TIM_CCER_CC4NP_Msk (0x1UL << TIM_CCER_CC4NP_Pos) î+TIM_CCER_CC4NP TIM_CCER_CC4NP_Msk ñ+TIM_CNT_CNT_Pos (0U) ò+TIM_CNT_CNT_Msk (0xFFFFUL << TIM_CNT_CNT_Pos) ó+TIM_CNT_CNT TIM_CNT_CNT_Msk ö+TIM_PSC_PSC_Pos (0U) ÷+TIM_PSC_PSC_Msk (0xFFFFUL << TIM_PSC_PSC_Pos) ø+TIM_PSC_PSC TIM_PSC_PSC_Msk û+TIM_ARR_ARR_Pos (0U) ü+TIM_ARR_ARR_Msk (0xFFFFUL << TIM_ARR_ARR_Pos) ý+TIM_ARR_ARR TIM_ARR_ARR_Msk ,TIM_CCR1_CCR1_Pos (0U) ,TIM_CCR1_CCR1_Msk (0xFFFFUL << TIM_CCR1_CCR1_Pos) ,TIM_CCR1_CCR1 TIM_CCR1_CCR1_Msk
,TIM_CCR2_CCR2_Pos (0U) ,TIM_CCR2_CCR2_Msk (0xFFFFUL << TIM_CCR2_CCR2_Pos) ,TIM_CCR2_CCR2 TIM_CCR2_CCR2_Msk ,TIM_CCR3_CCR3_Pos (0U) ,TIM_CCR3_CCR3_Msk (0xFFFFUL << TIM_CCR3_CCR3_Pos) ,TIM_CCR3_CCR3 TIM_CCR3_CCR3_Msk ,TIM_CCR4_CCR4_Pos (0U) ,TIM_CCR4_CCR4_Msk (0xFFFFUL << TIM_CCR4_CCR4_Pos) ,TIM_CCR4_CCR4 TIM_CCR4_CCR4_Msk ,TIM_DCR_DBA_Pos (0U) ,TIM_DCR_DBA_Msk (0x1FUL << TIM_DCR_DBA_Pos) ,TIM_DCR_DBA TIM_DCR_DBA_Msk ,TIM_DCR_DBA_0 (0x01UL << TIM_DCR_DBA_Pos) ,TIM_DCR_DBA_1 (0x02UL << TIM_DCR_DBA_Pos) ,TIM_DCR_DBA_2 (0x04UL << TIM_DCR_DBA_Pos) ,TIM_DCR_DBA_3 (0x08UL << TIM_DCR_DBA_Pos) ,TIM_DCR_DBA_4 (0x10UL << TIM_DCR_DBA_Pos) ,TIM_DCR_DBL_Pos (8U) ,TIM_DCR_DBL_Msk (0x1FUL << TIM_DCR_DBL_Pos) ,TIM_DCR_DBL TIM_DCR_DBL_Msk ,TIM_DCR_DBL_0 (0x01UL << TIM_DCR_DBL_Pos) ¡,TIM_DCR_DBL_1 (0x02UL << TIM_DCR_DBL_Pos) ¢,TIM_DCR_DBL_2 (0x04UL << TIM_DCR_DBL_Pos) £,TIM_DCR_DBL_3 (0x08UL << TIM_DCR_DBL_Pos) ¤,TIM_DCR_DBL_4 (0x10UL << TIM_DCR_DBL_Pos) §,TIM_DMAR_DMAB_Pos (0U) ¨,TIM_DMAR_DMAB_Msk (0xFFFFUL << TIM_DMAR_DMAB_Pos) ©,TIM_DMAR_DMAB TIM_DMAR_DMAB_Msk ¬,TIM2_OR_ETR_RMP_Pos (0U) ,TIM2_OR_ETR_RMP_Msk (0x7UL << TIM2_OR_ETR_RMP_Pos) ®,TIM2_OR_ETR_RMP TIM2_OR_ETR_RMP_Msk ¯,TIM2_OR_ETR_RMP_0 (0x1UL << TIM2_OR_ETR_RMP_Pos) °,TIM2_OR_ETR_RMP_1 (0x2UL << TIM2_OR_ETR_RMP_Pos) ±,TIM2_OR_ETR_RMP_2 (0x4UL << TIM2_OR_ETR_RMP_Pos) ²,TIM2_OR_TI4_RMP_Pos (3U) ³,TIM2_OR_TI4_RMP_Msk (0x3UL << TIM2_OR_TI4_RMP_Pos) ´,TIM2_OR_TI4_RMP TIM2_OR_TI4_RMP_Msk µ,TIM2_OR_TI4_RMP_0 (0x1UL << TIM2_OR_TI4_RMP_Pos) ¶,TIM2_OR_TI4_RMP_1 (0x2UL << TIM2_OR_TI4_RMP_Pos) ¸,TIM21_OR_ETR_RMP_Pos (0U) ¹,TIM21_OR_ETR_RMP_Msk (0x3UL << TIM21_OR_ETR_RMP_Pos) º,TIM21_OR_ETR_RMP TIM21_OR_ETR_RMP_Msk »,TIM21_OR_ETR_RMP_0 (0x1UL << TIM21_OR_ETR_RMP_Pos) ¼,TIM21_OR_ETR_RMP_1 (0x2UL << TIM21_OR_ETR_RMP_Pos) ½,TIM21_OR_TI1_RMP_Pos (2U) ¾,TIM21_OR_TI1_RMP_Msk (0x7UL << TIM21_OR_TI1_RMP_Pos) ¿,TIM21_OR_TI1_RMP TIM21_OR_TI1_RMP_Msk À,TIM21_OR_TI1_RMP_0 (0x1UL << TIM21_OR_TI1_RMP_Pos) Á,TIM21_OR_TI1_RMP_1 (0x2UL << TIM21_OR_TI1_RMP_Pos) Â,TIM21_OR_TI1_RMP_2 (0x4UL << TIM21_OR_TI1_RMP_Pos) Ã,TIM21_OR_TI2_RMP_Pos (5U) Ä,TIM21_OR_TI2_RMP_Msk (0x1UL << TIM21_OR_TI2_RMP_Pos) Å,TIM21_OR_TI2_RMP TIM21_OR_TI2_RMP_Msk Ç,TIM22_OR_ETR_RMP_Pos (0U) È,TIM22_OR_ETR_RMP_Msk (0x3UL << TIM22_OR_ETR_RMP_Pos) É,TIM22_OR_ETR_RMP TIM22_OR_ETR_RMP_Msk Ê,TIM22_OR_ETR_RMP_0 (0x1UL << TIM22_OR_ETR_RMP_Pos) Ë,TIM22_OR_ETR_RMP_1 (0x2UL << TIM22_OR_ETR_RMP_Pos) Ì,TIM22_OR_TI1_RMP_Pos (2U) Í,TIM22_OR_TI1_RMP_Msk (0x3UL << TIM22_OR_TI1_RMP_Pos) Î,TIM22_OR_TI1_RMP TIM22_OR_TI1_RMP_Msk Ï,TIM22_OR_TI1_RMP_0 (0x1UL << TIM22_OR_TI1_RMP_Pos) Ð,TIM22_OR_TI1_RMP_1 (0x2UL << TIM22_OR_TI1_RMP_Pos) Ò,TIM3_OR_ETR_RMP_Pos (0U) Ó,TIM3_OR_ETR_RMP_Msk (0x3UL << TIM3_OR_ETR_RMP_Pos) Ô,TIM3_OR_ETR_RMP TIM3_OR_ETR_RMP_Msk Õ,TIM3_OR_ETR_RMP_0 (0x1UL << TIM3_OR_ETR_RMP_Pos) Ö,TIM3_OR_ETR_RMP_1 (0x2UL << TIM3_OR_ETR_RMP_Pos) ×,TIM3_OR_TI1_RMP_Pos (2U) Ø,TIM3_OR_TI1_RMP_Msk (0x1UL << TIM3_OR_TI1_RMP_Pos) Ù,TIM3_OR_TI1_RMP TIM3_OR_TI1_RMP_Msk Ú,TIM3_OR_TI2_RMP_Pos (3U) Û,TIM3_OR_TI2_RMP_Msk (0x1UL << TIM3_OR_TI2_RMP_Pos) Ü,TIM3_OR_TI2_RMP TIM3_OR_TI2_RMP_Msk Ý,TIM3_OR_TI4_RMP_Pos (4U) Þ,TIM3_OR_TI4_RMP_Msk (0x1UL << TIM3_OR_TI4_RMP_Pos) ß,TIM3_OR_TI4_RMP TIM3_OR_TI4_RMP_Msk î,USART_CR1_UE_Pos (0U) ï,USART_CR1_UE_Msk (0x1UL << USART_CR1_UE_Pos) ð,USART_CR1_UE USART_CR1_UE_Msk ñ,USART_CR1_UESM_Pos (1U) ò,USART_CR1_UESM_Msk (0x1UL << USART_CR1_UESM_Pos) ó,USART_CR1_UESM USART_CR1_UESM_Msk ô,USART_CR1_RE_Pos (2U) õ,USART_CR1_RE_Msk (0x1UL << USART_CR1_RE_Pos) ö,USART_CR1_RE USART_CR1_RE_Msk ÷,USART_CR1_TE_Pos (3U) ø,USART_CR1_TE_Msk (0x1UL << USART_CR1_TE_Pos) ù,USART_CR1_TE USART_CR1_TE_Msk ú,USART_CR1_IDLEIE_Pos (4U) û,USART_CR1_IDLEIE_Msk (0x1UL << USART_CR1_IDLEIE_Pos) ü,USART_CR1_IDLEIE USART_CR1_IDLEIE_Msk ý,USART_CR1_RXNEIE_Pos (5U) þ,USART_CR1_RXNEIE_Msk (0x1UL << USART_CR1_RXNEIE_Pos) ÿ,USART_CR1_RXNEIE USART_CR1_RXNEIE_Msk -USART_CR1_TCIE_Pos (6U) -USART_CR1_TCIE_Msk (0x1UL << USART_CR1_TCIE_Pos) -USART_CR1_TCIE USART_CR1_TCIE_Msk -USART_CR1_TXEIE_Pos (7U) -USART_CR1_TXEIE_Msk (0x1UL << USART_CR1_TXEIE_Pos)
-USART_CR1_TXEIE USART_CR1_TXEIE_Msk -USART_CR1_PEIE_Pos (8U) -USART_CR1_PEIE_Msk (0x1UL << USART_CR1_PEIE_Pos) -USART_CR1_PEIE USART_CR1_PEIE_Msk -USART_CR1_PS_Pos (9U) -USART_CR1_PS_Msk (0x1UL << USART_CR1_PS_Pos) -USART_CR1_PS USART_CR1_PS_Msk -USART_CR1_PCE_Pos (10U) -USART_CR1_PCE_Msk (0x1UL << USART_CR1_PCE_Pos) -USART_CR1_PCE USART_CR1_PCE_Msk -USART_CR1_WAKE_Pos (11U) -USART_CR1_WAKE_Msk (0x1UL << USART_CR1_WAKE_Pos) -USART_CR1_WAKE USART_CR1_WAKE_Msk -USART_CR1_M_Pos (12U) -USART_CR1_M_Msk (0x10001UL << USART_CR1_M_Pos) -USART_CR1_M USART_CR1_M_Msk -USART_CR1_M0_Pos (12U) -USART_CR1_M0_Msk (0x1UL << USART_CR1_M0_Pos) -USART_CR1_M0 USART_CR1_M0_Msk -USART_CR1_MME_Pos (13U) -USART_CR1_MME_Msk (0x1UL << USART_CR1_MME_Pos) -USART_CR1_MME USART_CR1_MME_Msk -USART_CR1_CMIE_Pos (14U) -USART_CR1_CMIE_Msk (0x1UL << USART_CR1_CMIE_Pos) -USART_CR1_CMIE USART_CR1_CMIE_Msk -USART_CR1_OVER8_Pos (15U) -USART_CR1_OVER8_Msk (0x1UL << USART_CR1_OVER8_Pos) -USART_CR1_OVER8 USART_CR1_OVER8_Msk ¡-USART_CR1_DEDT_Pos (16U) ¢-USART_CR1_DEDT_Msk (0x1FUL << USART_CR1_DEDT_Pos) £-USART_CR1_DEDT USART_CR1_DEDT_Msk ¤-USART_CR1_DEDT_0 (0x01UL << USART_CR1_DEDT_Pos) ¥-USART_CR1_DEDT_1 (0x02UL << USART_CR1_DEDT_Pos) ¦-USART_CR1_DEDT_2 (0x04UL << USART_CR1_DEDT_Pos) §-USART_CR1_DEDT_3 (0x08UL << USART_CR1_DEDT_Pos) ¨-USART_CR1_DEDT_4 (0x10UL << USART_CR1_DEDT_Pos) ©-USART_CR1_DEAT_Pos (21U) ª-USART_CR1_DEAT_Msk (0x1FUL << USART_CR1_DEAT_Pos) «-USART_CR1_DEAT USART_CR1_DEAT_Msk ¬-USART_CR1_DEAT_0 (0x01UL << USART_CR1_DEAT_Pos) -USART_CR1_DEAT_1 (0x02UL << USART_CR1_DEAT_Pos) ®-USART_CR1_DEAT_2 (0x04UL << USART_CR1_DEAT_Pos) ¯-USART_CR1_DEAT_3 (0x08UL << USART_CR1_DEAT_Pos) °-USART_CR1_DEAT_4 (0x10UL << USART_CR1_DEAT_Pos) ±-USART_CR1_RTOIE_Pos (26U) ²-USART_CR1_RTOIE_Msk (0x1UL << USART_CR1_RTOIE_Pos) ³-USART_CR1_RTOIE USART_CR1_RTOIE_Msk ´-USART_CR1_EOBIE_Pos (27U) µ-USART_CR1_EOBIE_Msk (0x1UL << USART_CR1_EOBIE_Pos) ¶-USART_CR1_EOBIE USART_CR1_EOBIE_Msk ·-USART_CR1_M1_Pos (28U) ¸-USART_CR1_M1_Msk (0x1UL << USART_CR1_M1_Pos) ¹-USART_CR1_M1 USART_CR1_M1_Msk »-USART_CR2_ADDM7_Pos (4U) ¼-USART_CR2_ADDM7_Msk (0x1UL << USART_CR2_ADDM7_Pos) ½-USART_CR2_ADDM7 USART_CR2_ADDM7_Msk ¾-USART_CR2_LBDL_Pos (5U) ¿-USART_CR2_LBDL_Msk (0x1UL << USART_CR2_LBDL_Pos) À-USART_CR2_LBDL USART_CR2_LBDL_Msk Á-USART_CR2_LBDIE_Pos (6U) Â-USART_CR2_LBDIE_Msk (0x1UL << USART_CR2_LBDIE_Pos) Ã-USART_CR2_LBDIE USART_CR2_LBDIE_Msk Ä-USART_CR2_LBCL_Pos (8U) Å-USART_CR2_LBCL_Msk (0x1UL << USART_CR2_LBCL_Pos) Æ-USART_CR2_LBCL USART_CR2_LBCL_Msk Ç-USART_CR2_CPHA_Pos (9U) È-USART_CR2_CPHA_Msk (0x1UL << USART_CR2_CPHA_Pos) É-USART_CR2_CPHA USART_CR2_CPHA_Msk Ê-USART_CR2_CPOL_Pos (10U) Ë-USART_CR2_CPOL_Msk (0x1UL << USART_CR2_CPOL_Pos) Ì-USART_CR2_CPOL USART_CR2_CPOL_Msk Í-USART_CR2_CLKEN_Pos (11U) Î-USART_CR2_CLKEN_Msk (0x1UL << USART_CR2_CLKEN_Pos) Ï-USART_CR2_CLKEN USART_CR2_CLKEN_Msk Ð-USART_CR2_STOP_Pos (12U) Ñ-USART_CR2_STOP_Msk (0x3UL << USART_CR2_STOP_Pos) Ò-USART_CR2_STOP USART_CR2_STOP_Msk Ó-USART_CR2_STOP_0 (0x1UL << USART_CR2_STOP_Pos) Ô-USART_CR2_STOP_1 (0x2UL << USART_CR2_STOP_Pos) Õ-USART_CR2_LINEN_Pos (14U) Ö-USART_CR2_LINEN_Msk (0x1UL << USART_CR2_LINEN_Pos) ×-USART_CR2_LINEN USART_CR2_LINEN_Msk Ø-USART_CR2_SWAP_Pos (15U) Ù-USART_CR2_SWAP_Msk (0x1UL << USART_CR2_SWAP_Pos) Ú-USART_CR2_SWAP USART_CR2_SWAP_Msk Û-USART_CR2_RXINV_Pos (16U) Ü-USART_CR2_RXINV_Msk (0x1UL << USART_CR2_RXINV_Pos) Ý-USART_CR2_RXINV USART_CR2_RXINV_Msk Þ-USART_CR2_TXINV_Pos (17U) ß-USART_CR2_TXINV_Msk (0x1UL << USART_CR2_TXINV_Pos) à-USART_CR2_TXINV USART_CR2_TXINV_Msk á-USART_CR2_DATAINV_Pos (18U) â-USART_CR2_DATAINV_Msk (0x1UL << USART_CR2_DATAINV_Pos) ã-USART_CR2_DATAINV USART_CR2_DATAINV_Msk ä-USART_CR2_MSBFIRST_Pos (19U) å-USART_CR2_MSBFIRST_Msk (0x1UL << USART_CR2_MSBFIRST_Pos) æ-USART_CR2_MSBFIRST USART_CR2_MSBFIRST_Msk ç-USART_CR2_ABREN_Pos (20U) è-USART_CR2_ABREN_Msk (0x1UL << USART_CR2_ABREN_Pos) é-USART_CR2_ABREN USART_CR2_ABREN_Msk ê-USART_CR2_ABRMODE_Pos (21U) ë-USART_CR2_ABRMODE_Msk (0x3UL << USART_CR2_ABRMODE_Pos) ì-USART_CR2_ABRMODE USART_CR2_ABRMODE_Msk í-USART_CR2_ABRMODE_0 (0x1UL << USART_CR2_ABRMODE_Pos) î-USART_CR2_ABRMODE_1 (0x2UL << USART_CR2_ABRMODE_Pos) ï-USART_CR2_RTOEN_Pos (23U) ð-USART_CR2_RTOEN_Msk (0x1UL << USART_CR2_RTOEN_Pos) ñ-USART_CR2_RTOEN USART_CR2_RTOEN_Msk ò-USART_CR2_ADD_Pos (24U) ó-USART_CR2_ADD_Msk (0xFFUL << USART_CR2_ADD_Pos) ô-USART_CR2_ADD USART_CR2_ADD_Msk ÷-USART_CR3_EIE_Pos (0U) ø-USART_CR3_EIE_Msk (0x1UL << USART_CR3_EIE_Pos) ù-USART_CR3_EIE USART_CR3_EIE_Msk ú-USART_CR3_IREN_Pos (1U) û-USART_CR3_IREN_Msk (0x1UL << USART_CR3_IREN_Pos) ü-USART_CR3_IREN USART_CR3_IREN_Msk ý-USART_CR3_IRLP_Pos (2U) þ-USART_CR3_IRLP_Msk (0x1UL << USART_CR3_IRLP_Pos) ÿ-USART_CR3_IRLP USART_CR3_IRLP_Msk .USART_CR3_HDSEL_Pos (3U) .USART_CR3_HDSEL_Msk (0x1UL << USART_CR3_HDSEL_Pos) .USART_CR3_HDSEL USART_CR3_HDSEL_Msk .USART_CR3_NACK_Pos (4U) .USART_CR3_NACK_Msk (0x1UL << USART_CR3_NACK_Pos)
.USART_CR3_NACK USART_CR3_NACK_Msk .USART_CR3_SCEN_Pos (5U) .USART_CR3_SCEN_Msk (0x1UL << USART_CR3_SCEN_Pos) .USART_CR3_SCEN USART_CR3_SCEN_Msk .USART_CR3_DMAR_Pos (6U) .USART_CR3_DMAR_Msk (0x1UL << USART_CR3_DMAR_Pos) .USART_CR3_DMAR USART_CR3_DMAR_Msk .USART_CR3_DMAT_Pos (7U) .USART_CR3_DMAT_Msk (0x1UL << USART_CR3_DMAT_Pos) .USART_CR3_DMAT USART_CR3_DMAT_Msk .USART_CR3_RTSE_Pos (8U) .USART_CR3_RTSE_Msk (0x1UL << USART_CR3_RTSE_Pos) .USART_CR3_RTSE USART_CR3_RTSE_Msk .USART_CR3_CTSE_Pos (9U) .USART_CR3_CTSE_Msk (0x1UL << USART_CR3_CTSE_Pos) .USART_CR3_CTSE USART_CR3_CTSE_Msk .USART_CR3_CTSIE_Pos (10U) .USART_CR3_CTSIE_Msk (0x1UL << USART_CR3_CTSIE_Pos) .USART_CR3_CTSIE USART_CR3_CTSIE_Msk .USART_CR3_ONEBIT_Pos (11U) .USART_CR3_ONEBIT_Msk (0x1UL << USART_CR3_ONEBIT_Pos) .USART_CR3_ONEBIT USART_CR3_ONEBIT_Msk .USART_CR3_OVRDIS_Pos (12U) .USART_CR3_OVRDIS_Msk (0x1UL << USART_CR3_OVRDIS_Pos) .USART_CR3_OVRDIS USART_CR3_OVRDIS_Msk .USART_CR3_DDRE_Pos (13U) .USART_CR3_DDRE_Msk (0x1UL << USART_CR3_DDRE_Pos) .USART_CR3_DDRE USART_CR3_DDRE_Msk ¡.USART_CR3_DEM_Pos (14U) ¢.USART_CR3_DEM_Msk (0x1UL << USART_CR3_DEM_Pos) £.USART_CR3_DEM USART_CR3_DEM_Msk ¤.USART_CR3_DEP_Pos (15U) ¥.USART_CR3_DEP_Msk (0x1UL << USART_CR3_DEP_Pos) ¦.USART_CR3_DEP USART_CR3_DEP_Msk §.USART_CR3_SCARCNT_Pos (17U) ¨.USART_CR3_SCARCNT_Msk (0x7UL << USART_CR3_SCARCNT_Pos) ©.USART_CR3_SCARCNT USART_CR3_SCARCNT_Msk ª.USART_CR3_SCARCNT_0 (0x1UL << USART_CR3_SCARCNT_Pos) «.USART_CR3_SCARCNT_1 (0x2UL << USART_CR3_SCARCNT_Pos) ¬.USART_CR3_SCARCNT_2 (0x4UL << USART_CR3_SCARCNT_Pos) .USART_CR3_WUS_Pos (20U) ®.USART_CR3_WUS_Msk (0x3UL << USART_CR3_WUS_Pos) ¯.USART_CR3_WUS USART_CR3_WUS_Msk °.USART_CR3_WUS_0 (0x1UL << USART_CR3_WUS_Pos) ±.USART_CR3_WUS_1 (0x2UL << USART_CR3_WUS_Pos) ².USART_CR3_WUFIE_Pos (22U) ³.USART_CR3_WUFIE_Msk (0x1UL << USART_CR3_WUFIE_Pos) ´.USART_CR3_WUFIE USART_CR3_WUFIE_Msk µ.USART_CR3_UCESM_Pos (23U) ¶.USART_CR3_UCESM_Msk (0x1UL << USART_CR3_UCESM_Pos) ·.USART_CR3_UCESM USART_CR3_UCESM_Msk º.USART_BRR_DIV_FRACTION_Pos (0U) ».USART_BRR_DIV_FRACTION_Msk (0xFUL << USART_BRR_DIV_FRACTION_Pos) ¼.USART_BRR_DIV_FRACTION USART_BRR_DIV_FRACTION_Msk ½.USART_BRR_DIV_MANTISSA_Pos (4U) ¾.USART_BRR_DIV_MANTISSA_Msk (0xFFFUL << USART_BRR_DIV_MANTISSA_Pos) ¿.USART_BRR_DIV_MANTISSA USART_BRR_DIV_MANTISSA_Msk Â.USART_GTPR_PSC_Pos (0U) Ã.USART_GTPR_PSC_Msk (0xFFUL << USART_GTPR_PSC_Pos) Ä.USART_GTPR_PSC USART_GTPR_PSC_Msk Å.USART_GTPR_GT_Pos (8U) Æ.USART_GTPR_GT_Msk (0xFFUL << USART_GTPR_GT_Pos) Ç.USART_GTPR_GT USART_GTPR_GT_Msk Ë.USART_RTOR_RTO_Pos (0U) Ì.USART_RTOR_RTO_Msk (0xFFFFFFUL << USART_RTOR_RTO_Pos) Í.USART_RTOR_RTO USART_RTOR_RTO_Msk Î.USART_RTOR_BLEN_Pos (24U) Ï.USART_RTOR_BLEN_Msk (0xFFUL << USART_RTOR_BLEN_Pos) Ð.USART_RTOR_BLEN USART_RTOR_BLEN_Msk Ó.USART_RQR_ABRRQ_Pos (0U) Ô.USART_RQR_ABRRQ_Msk (0x1UL << USART_RQR_ABRRQ_Pos) Õ.USART_RQR_ABRRQ USART_RQR_ABRRQ_Msk Ö.USART_RQR_SBKRQ_Pos (1U) ×.USART_RQR_SBKRQ_Msk (0x1UL << USART_RQR_SBKRQ_Pos) Ø.USART_RQR_SBKRQ USART_RQR_SBKRQ_Msk Ù.USART_RQR_MMRQ_Pos (2U) Ú.USART_RQR_MMRQ_Msk (0x1UL << USART_RQR_MMRQ_Pos) Û.USART_RQR_MMRQ USART_RQR_MMRQ_Msk Ü.USART_RQR_RXFRQ_Pos (3U) Ý.USART_RQR_RXFRQ_Msk (0x1UL << USART_RQR_RXFRQ_Pos) Þ.USART_RQR_RXFRQ USART_RQR_RXFRQ_Msk ß.USART_RQR_TXFRQ_Pos (4U) à.USART_RQR_TXFRQ_Msk (0x1UL << USART_RQR_TXFRQ_Pos) á.USART_RQR_TXFRQ USART_RQR_TXFRQ_Msk ä.USART_ISR_PE_Pos (0U) å.USART_ISR_PE_Msk (0x1UL << USART_ISR_PE_Pos) æ.USART_ISR_PE USART_ISR_PE_Msk ç.USART_ISR_FE_Pos (1U) è.USART_ISR_FE_Msk (0x1UL << USART_ISR_FE_Pos) é.USART_ISR_FE USART_ISR_FE_Msk ê.USART_ISR_NE_Pos (2U) ë.USART_ISR_NE_Msk (0x1UL << USART_ISR_NE_Pos) ì.USART_ISR_NE USART_ISR_NE_Msk í.USART_ISR_ORE_Pos (3U) î.USART_ISR_ORE_Msk (0x1UL << USART_ISR_ORE_Pos) ï.USART_ISR_ORE USART_ISR_ORE_Msk ð.USART_ISR_IDLE_Pos (4U) ñ.USART_ISR_IDLE_Msk (0x1UL << USART_ISR_IDLE_Pos) ò.USART_ISR_IDLE USART_ISR_IDLE_Msk ó.USART_ISR_RXNE_Pos (5U) ô.USART_ISR_RXNE_Msk (0x1UL << USART_ISR_RXNE_Pos) õ.USART_ISR_RXNE USART_ISR_RXNE_Msk ö.USART_ISR_TC_Pos (6U) ÷.USART_ISR_TC_Msk (0x1UL << USART_ISR_TC_Pos) ø.USART_ISR_TC USART_ISR_TC_Msk ù.USART_ISR_TXE_Pos (7U) ú.USART_ISR_TXE_Msk (0x1UL << USART_ISR_TXE_Pos) û.USART_ISR_TXE USART_ISR_TXE_Msk ü.USART_ISR_LBDF_Pos (8U) ý.USART_ISR_LBDF_Msk (0x1UL << USART_ISR_LBDF_Pos) þ.USART_ISR_LBDF USART_ISR_LBDF_Msk ÿ.USART_ISR_CTSIF_Pos (9U) /USART_ISR_CTSIF_Msk (0x1UL << USART_ISR_CTSIF_Pos) /USART_ISR_CTSIF USART_ISR_CTSIF_Msk /USART_ISR_CTS_Pos (10U) /USART_ISR_CTS_Msk (0x1UL << USART_ISR_CTS_Pos) /USART_ISR_CTS USART_ISR_CTS_Msk
/USART_ISR_RTOF_Pos (11U) /USART_ISR_RTOF_Msk (0x1UL << USART_ISR_RTOF_Pos) /USART_ISR_RTOF USART_ISR_RTOF_Msk /USART_ISR_EOBF_Pos (12U) /USART_ISR_EOBF_Msk (0x1UL << USART_ISR_EOBF_Pos) /USART_ISR_EOBF USART_ISR_EOBF_Msk /USART_ISR_ABRE_Pos (14U) /USART_ISR_ABRE_Msk (0x1UL << USART_ISR_ABRE_Pos) /USART_ISR_ABRE USART_ISR_ABRE_Msk /USART_ISR_ABRF_Pos (15U) /USART_ISR_ABRF_Msk (0x1UL << USART_ISR_ABRF_Pos) /USART_ISR_ABRF USART_ISR_ABRF_Msk /USART_ISR_BUSY_Pos (16U) /USART_ISR_BUSY_Msk (0x1UL << USART_ISR_BUSY_Pos) /USART_ISR_BUSY USART_ISR_BUSY_Msk /USART_ISR_CMF_Pos (17U) /USART_ISR_CMF_Msk (0x1UL << USART_ISR_CMF_Pos) /USART_ISR_CMF USART_ISR_CMF_Msk /USART_ISR_SBKF_Pos (18U) /USART_ISR_SBKF_Msk (0x1UL << USART_ISR_SBKF_Pos) /USART_ISR_SBKF USART_ISR_SBKF_Msk /USART_ISR_RWU_Pos (19U) /USART_ISR_RWU_Msk (0x1UL << USART_ISR_RWU_Pos) /USART_ISR_RWU USART_ISR_RWU_Msk /USART_ISR_WUF_Pos (20U) /USART_ISR_WUF_Msk (0x1UL << USART_ISR_WUF_Pos) /USART_ISR_WUF USART_ISR_WUF_Msk /USART_ISR_TEACK_Pos (21U) ¡/USART_ISR_TEACK_Msk (0x1UL << USART_ISR_TEACK_Pos) ¢/USART_ISR_TEACK USART_ISR_TEACK_Msk £/USART_ISR_REACK_Pos (22U) ¤/USART_ISR_REACK_Msk (0x1UL << USART_ISR_REACK_Pos) ¥/USART_ISR_REACK USART_ISR_REACK_Msk ¨/USART_ICR_PECF_Pos (0U) ©/USART_ICR_PECF_Msk (0x1UL << USART_ICR_PECF_Pos) ª/USART_ICR_PECF USART_ICR_PECF_Msk «/USART_ICR_FECF_Pos (1U) ¬/USART_ICR_FECF_Msk (0x1UL << USART_ICR_FECF_Pos) /USART_ICR_FECF USART_ICR_FECF_Msk ®/USART_ICR_NCF_Pos (2U) ¯/USART_ICR_NCF_Msk (0x1UL << USART_ICR_NCF_Pos) °/USART_ICR_NCF USART_ICR_NCF_Msk ±/USART_ICR_ORECF_Pos (3U) ²/USART_ICR_ORECF_Msk (0x1UL << USART_ICR_ORECF_Pos) ³/USART_ICR_ORECF USART_ICR_ORECF_Msk ´/USART_ICR_IDLECF_Pos (4U) µ/USART_ICR_IDLECF_Msk (0x1UL << USART_ICR_IDLECF_Pos) ¶/USART_ICR_IDLECF USART_ICR_IDLECF_Msk ·/USART_ICR_TCCF_Pos (6U) ¸/USART_ICR_TCCF_Msk (0x1UL << USART_ICR_TCCF_Pos) ¹/USART_ICR_TCCF USART_ICR_TCCF_Msk º/USART_ICR_LBDCF_Pos (8U) »/USART_ICR_LBDCF_Msk (0x1UL << USART_ICR_LBDCF_Pos) ¼/USART_ICR_LBDCF USART_ICR_LBDCF_Msk ½/USART_ICR_CTSCF_Pos (9U) ¾/USART_ICR_CTSCF_Msk (0x1UL << USART_ICR_CTSCF_Pos) ¿/USART_ICR_CTSCF USART_ICR_CTSCF_Msk À/USART_ICR_RTOCF_Pos (11U) Á/USART_ICR_RTOCF_Msk (0x1UL << USART_ICR_RTOCF_Pos) Â/USART_ICR_RTOCF USART_ICR_RTOCF_Msk Ã/USART_ICR_EOBCF_Pos (12U) Ä/USART_ICR_EOBCF_Msk (0x1UL << USART_ICR_EOBCF_Pos) Å/USART_ICR_EOBCF USART_ICR_EOBCF_Msk Æ/USART_ICR_CMCF_Pos (17U) Ç/USART_ICR_CMCF_Msk (0x1UL << USART_ICR_CMCF_Pos) È/USART_ICR_CMCF USART_ICR_CMCF_Msk É/USART_ICR_WUCF_Pos (20U) Ê/USART_ICR_WUCF_Msk (0x1UL << USART_ICR_WUCF_Pos) Ë/USART_ICR_WUCF USART_ICR_WUCF_Msk Î/USART_ICR_NECF USART_ICR_NCF Ñ/USART_RDR_RDR_Pos (0U) Ò/USART_RDR_RDR_Msk (0x1FFUL << USART_RDR_RDR_Pos) Ó/USART_RDR_RDR USART_RDR_RDR_Msk Ö/USART_TDR_TDR_Pos (0U) ×/USART_TDR_TDR_Msk (0x1FFUL << USART_TDR_TDR_Pos) Ø/USART_TDR_TDR USART_TDR_TDR_Msk á/WWDG_CR_T_Pos (0U) â/WWDG_CR_T_Msk (0x7FUL << WWDG_CR_T_Pos) ã/WWDG_CR_T WWDG_CR_T_Msk ä/WWDG_CR_T_0 (0x01UL << WWDG_CR_T_Pos) å/WWDG_CR_T_1 (0x02UL << WWDG_CR_T_Pos) æ/WWDG_CR_T_2 (0x04UL << WWDG_CR_T_Pos) ç/WWDG_CR_T_3 (0x08UL << WWDG_CR_T_Pos) è/WWDG_CR_T_4 (0x10UL << WWDG_CR_T_Pos) é/WWDG_CR_T_5 (0x20UL << WWDG_CR_T_Pos) ê/WWDG_CR_T_6 (0x40UL << WWDG_CR_T_Pos) í/WWDG_CR_T0 WWDG_CR_T_0 î/WWDG_CR_T1 WWDG_CR_T_1 ï/WWDG_CR_T2 WWDG_CR_T_2 ð/WWDG_CR_T3 WWDG_CR_T_3 ñ/WWDG_CR_T4 WWDG_CR_T_4 ò/WWDG_CR_T5 WWDG_CR_T_5 ó/WWDG_CR_T6 WWDG_CR_T_6 õ/WWDG_CR_WDGA_Pos (7U) ö/WWDG_CR_WDGA_Msk (0x1UL << WWDG_CR_WDGA_Pos) ÷/WWDG_CR_WDGA WWDG_CR_WDGA_Msk ú/WWDG_CFR_W_Pos (0U) û/WWDG_CFR_W_Msk (0x7FUL << WWDG_CFR_W_Pos) ü/WWDG_CFR_W WWDG_CFR_W_Msk ý/WWDG_CFR_W_0 (0x01UL << WWDG_CFR_W_Pos) þ/WWDG_CFR_W_1 (0x02UL << WWDG_CFR_W_Pos) ÿ/WWDG_CFR_W_2 (0x04UL << WWDG_CFR_W_Pos) 0WWDG_CFR_W_3 (0x08UL << WWDG_CFR_W_Pos) 0WWDG_CFR_W_4 (0x10UL << WWDG_CFR_W_Pos) 0WWDG_CFR_W_5 (0x20UL << WWDG_CFR_W_Pos) 0WWDG_CFR_W_6 (0x40UL << WWDG_CFR_W_Pos) 0WWDG_CFR_W0 WWDG_CFR_W_0 0WWDG_CFR_W1 WWDG_CFR_W_1 0WWDG_CFR_W2 WWDG_CFR_W_2 0WWDG_CFR_W3 WWDG_CFR_W_3 0WWDG_CFR_W4 WWDG_CFR_W_4 0WWDG_CFR_W5 WWDG_CFR_W_5 0WWDG_CFR_W6 WWDG_CFR_W_6 0WWDG_CFR_WDGTB_Pos (7U) 0WWDG_CFR_WDGTB_Msk (0x3UL << WWDG_CFR_WDGTB_Pos) 0WWDG_CFR_WDGTB WWDG_CFR_WDGTB_Msk 0WWDG_CFR_WDGTB_0 (0x1UL << WWDG_CFR_WDGTB_Pos) 0WWDG_CFR_WDGTB_1 (0x2UL << WWDG_CFR_WDGTB_Pos) 0WWDG_CFR_WDGTB0 WWDG_CFR_WDGTB_0 0WWDG_CFR_WDGTB1 WWDG_CFR_WDGTB_1 0WWDG_CFR_EWI_Pos (9U) 0WWDG_CFR_EWI_Msk (0x1UL << WWDG_CFR_EWI_Pos) 0WWDG_CFR_EWI WWDG_CFR_EWI_Msk 0WWDG_SR_EWIF_Pos (0U) 0WWDG_SR_EWIF_Msk (0x1UL << WWDG_SR_EWIF_Pos) 0WWDG_SR_EWIF WWDG_SR_EWIF_Msk ®0IS_ADC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == ADC1) ¯0IS_ADC_COMMON_INSTANCE(INSTANCE) ((INSTANCE) == ADC1_COMMON) ²0IS_COMP_ALL_INSTANCE(INSTANCE) (((INSTANCE) == COMP1) || ((INSTANCE) == COMP2)) µ0IS_COMP_COMMON_INSTANCE(COMMON_INSTANCE) ((COMMON_INSTANCE) == COMP12_COMMON) ¸0IS_CRC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == CRC) »0IS_DMA_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DMA1_Channel1) || ((INSTANCE) == DMA1_Channel2) || ((INSTANCE) == DMA1_Channel3) || ((INSTANCE) == DMA1_Channel4) || ((INSTANCE) == DMA1_Channel5) || ((INSTANCE) == DMA1_Channel6) || ((INSTANCE) == DMA1_Channel7)) Ä0IS_GPIO_ALL_INSTANCE(INSTANCE) (((INSTANCE) == GPIOA) || ((INSTANCE) == GPIOB) || ((INSTANCE) == GPIOC) || ((INSTANCE) == GPIOD) || ((INSTANCE) == GPIOE) || ((INSTANCE) == GPIOH)) Ë0IS_GPIO_AF_INSTANCE(INSTANCE) (((INSTANCE) == GPIOA) || ((INSTANCE) == GPIOB) || ((INSTANCE) == GPIOC) || ((INSTANCE) == GPIOD) || ((INSTANCE) == GPIOE)) Ò0IS_I2C_ALL_INSTANCE(INSTANCE) (((INSTANCE) == I2C1) || ((INSTANCE) == I2C2) || ((INSTANCE) == I2C3)) ×0IS_I2C_WAKEUP_FROMSTOP_INSTANCE(INSTANCE) (((INSTANCE) == I2C1) || ((INSTANCE) == I2C3)) Ü0IS_I2S_ALL_INSTANCE(INSTANCE) ((INSTANCE) == SPI2) à0IS_RTC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == RTC) ã0IS_SMBUS_INSTANCE(INSTANCE) (((INSTANCE) == I2C1) || ((INSTANCE) == I2C3)) ç0IS_SPI_ALL_INSTANCE(INSTANCE) (((INSTANCE) == SPI1) || ((INSTANCE) == SPI2)) ë0IS_LPTIM_INSTANCE(INSTANCE) ((INSTANCE) == LPTIM1) î0IS_LPTIM_ENCODER_INTERFACE_INSTANCE(INSTANCE) ((INSTANCE) == LPTIM1) ñ0IS_TIM_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM6) || ((INSTANCE) == TIM7) || ((INSTANCE) == TIM21) || ((INSTANCE) == TIM22)) ù0IS_TIM_CC1_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM21) || ((INSTANCE) == TIM22)) ÿ0IS_TIM_CC2_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM21) || ((INSTANCE) == TIM22))
1IS_TIM_CC3_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || ((INSTANCE) == TIM3)) 1IS_TIM_CC4_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || ((INSTANCE) == TIM3)) 1IS_TIM_DMA_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM6) || ((INSTANCE) == TIM7)) 1IS_TIM_DMA_CC_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || ((INSTANCE) == TIM3)) 1IS_TIM_DMABURST_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || ((INSTANCE) == TIM3)) 1IS_TIM_CCX_INSTANCE(INSTANCE,CHANNEL) (((((INSTANCE) == TIM2) || ((INSTANCE) == TIM3)) && (((CHANNEL) == TIM_CHANNEL_1) || ((CHANNEL) == TIM_CHANNEL_2) || ((CHANNEL) == TIM_CHANNEL_3) || ((CHANNEL) == TIM_CHANNEL_4))) || (((INSTANCE) == TIM21) && (((CHANNEL) == TIM_CHANNEL_1) || ((CHANNEL) == TIM_CHANNEL_2))) || (((INSTANCE) == TIM22) && (((CHANNEL) == TIM_CHANNEL_1) || ((CHANNEL) == TIM_CHANNEL_2)))) 1IS_TIM_CLOCK_DIVISION_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM21) || ((INSTANCE) == TIM22)) ³1IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM21)) ¸1IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM21) || ((INSTANCE) == TIM22)) ¾1IS_TIM_CLOCKSOURCE_TIX_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM21)) Ã1IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM21) || ((INSTANCE) == TIM22)) É1IS_TIM_COUNTER_MODE_SELECT_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM21) || ((INSTANCE) == TIM22)) Ï1IS_TIM_ENCODER_INTERFACE_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM21) || ((INSTANCE) == TIM22)) Õ1IS_TIM_ETR_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM21) || ((INSTANCE) == TIM22)) Û1IS_TIM_MASTER_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM6) || ((INSTANCE) == TIM7) || ((INSTANCE) == TIM21) || ((INSTANCE) == TIM22)) ã1IS_TIM_SLAVE_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM21) || ((INSTANCE) == TIM22)) é1IS_TIM_REMAP_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM21) || ((INSTANCE) == TIM22)) ï1IS_TIM_OCXREF_CLEAR_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || ((INSTANCE) == TIM3)) ó1IS_TIM_XOR_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || ((INSTANCE) == TIM3)) ÷1IS_UART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || ((INSTANCE) == USART2) || ((INSTANCE) == USART4) || ((INSTANCE) == USART5)) ý1IS_USART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || ((INSTANCE) == USART2) || ((INSTANCE) == USART4) || ((INSTANCE) == USART5)) 2IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || ((INSTANCE) == USART2)) 2IS_UART_DRIVER_ENABLE_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || ((INSTANCE) == USART2) || ((INSTANCE) == USART4) || ((INSTANCE) == USART5) || ((INSTANCE) == LPUART1)) 2IS_UART_HALFDUPLEX_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || ((INSTANCE) == USART2) || ((INSTANCE) == USART4) || ((INSTANCE) == USART5) || ((INSTANCE) == LPUART1)) 2IS_UART_LIN_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || ((INSTANCE) == USART2)) 2IS_UART_WAKEUP_FROMSTOP_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || ((INSTANCE) == USART2) || ((INSTANCE) == LPUART1)) 2IS_UART_HWFLOW_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || ((INSTANCE) == USART2) || ((INSTANCE) == USART4) || ((INSTANCE) == USART5) || ((INSTANCE) == LPUART1)) ¦2IS_SMARTCARD_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || ((INSTANCE) == USART2)) ª2IS_IRDA_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || ((INSTANCE) == USART2)) ®2IS_LPUART_INSTANCE(INSTANCE) ((INSTANCE) == LPUART1) ±2IS_IWDG_ALL_INSTANCE(INSTANCE) ((INSTANCE) == IWDG) ´2IS_WWDG_ALL_INSTANCE(INSTANCE) ((INSTANCE) == WWDG) Ä2RNG_LPUART1_IRQn LPUART1_IRQn Å2AES_LPUART1_IRQn LPUART1_IRQn Æ2AES_RNG_LPUART1_IRQn LPUART1_IRQn Ç2TIM6_DAC_IRQn TIM6_IRQn È2RCC_CRS_IRQn RCC_IRQn É2DMA1_Channel4_5_IRQn DMA1_Channel4_5_6_7_IRQn Ê2ADC1_IRQn ADC1_COMP_IRQn Ë2SVC_IRQn SVCall_IRQn Î2RNG_LPUART1_IRQHandler LPUART1_IRQHandler Ï2AES_LPUART1_IRQHandler LPUART1_IRQHandler Ð2AES_RNG_LPUART1_IRQHandler LPUART1_IRQHandler Ñ2TIM6_DAC_IRQHandler TIM6_IRQHandler Ò2RCC_CRS_IRQHandler RCC_IRQHandler Ó2DMA1_Channel4_5_IRQHandler DMA1_Channel4_5_6_7_IRQHandler Ô2ADC1_IRQHandler ADC1_COMP_IRQHandler __CORE_CM0PLUS_H_GENERIC "?B__CM0PLUS_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN) C__CM0PLUS_CMSIS_VERSION_SUB (__CM_CMSIS_VERSION_SUB) D__CM0PLUS_CMSIS_VERSION ((__CM0PLUS_CMSIS_VERSION_MAIN << 16U) | __CM0PLUS_CMSIS_VERSION_SUB ) G__CORTEX_M (0U) L__FPU_USED 0U s__CORE_CM0PLUS_H_DEPENDANT ¬__I volatile const ®__O volatile ¯__IO volatile ²__IM volatile const ³__OM volatile ´__IOM volatile àAPSR_N_Pos 31U áAPSR_N_Msk (1UL << APSR_N_Pos) ãAPSR_Z_Pos 30U äAPSR_Z_Msk (1UL << APSR_Z_Pos) æAPSR_C_Pos 29U çAPSR_C_Msk (1UL << APSR_C_Pos) éAPSR_V_Pos 28U êAPSR_V_Msk (1UL << APSR_V_Pos) ûIPSR_ISR_Pos 0U üIPSR_ISR_Msk (0x1FFUL ) xPSR_N_Pos 31U xPSR_N_Msk (1UL << xPSR_N_Pos) xPSR_Z_Pos 30U xPSR_Z_Msk (1UL << xPSR_Z_Pos) xPSR_C_Pos 29U xPSR_C_Msk (1UL << xPSR_C_Pos) xPSR_V_Pos 28U xPSR_V_Msk (1UL << xPSR_V_Pos) xPSR_T_Pos 24U xPSR_T_Msk (1UL << xPSR_T_Pos) ¢xPSR_ISR_Pos 0U £xPSR_ISR_Msk (0x1FFUL ) µCONTROL_SPSEL_Pos 1U ¶CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos) ¸CONTROL_nPRIV_Pos 0U ¹CONTROL_nPRIV_Msk (1UL ) õSCB_CPUID_IMPLEMENTER_Pos 24U öSCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) øSCB_CPUID_VARIANT_Pos 20U ùSCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) ûSCB_CPUID_ARCHITECTURE_Pos 16U üSCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) þSCB_CPUID_PARTNO_Pos 4U ÿSCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) SCB_CPUID_REVISION_Pos 0U SCB_CPUID_REVISION_Msk (0xFUL )
SCB_ICSR_NMIPENDSET_Pos 31U SCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos) SCB_ICSR_PENDSVSET_Pos 28U SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) SCB_ICSR_PENDSVCLR_Pos 27U SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) SCB_ICSR_PENDSTSET_Pos 26U SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) SCB_ICSR_PENDSTCLR_Pos 25U SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) SCB_ICSR_ISRPREEMPT_Pos 23U SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) SCB_ICSR_ISRPENDING_Pos 22U SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) SCB_ICSR_VECTPENDING_Pos 12U SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) SCB_ICSR_VECTACTIVE_Pos 0U SCB_ICSR_VECTACTIVE_Msk (0x1FFUL ) ¢SCB_VTOR_TBLOFF_Pos 8U £SCB_VTOR_TBLOFF_Msk (0xFFFFFFUL << SCB_VTOR_TBLOFF_Pos) §SCB_AIRCR_VECTKEY_Pos 16U ¨SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) ªSCB_AIRCR_VECTKEYSTAT_Pos 16U «SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) SCB_AIRCR_ENDIANESS_Pos 15U ®SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) °SCB_AIRCR_SYSRESETREQ_Pos 2U ±SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) ³SCB_AIRCR_VECTCLRACTIVE_Pos 1U ´SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) ·SCB_SCR_SEVONPEND_Pos 4U ¸SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) ºSCB_SCR_SLEEPDEEP_Pos 2U »SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) ½SCB_SCR_SLEEPONEXIT_Pos 1U ¾SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) ÁSCB_CCR_STKALIGN_Pos 9U ÂSCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos) ÄSCB_CCR_UNALIGN_TRP_Pos 3U ÅSCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) ÈSCB_SHCSR_SVCALLPENDED_Pos 15U ÉSCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) áSysTick_CTRL_COUNTFLAG_Pos 16U âSysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) äSysTick_CTRL_CLKSOURCE_Pos 2U åSysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) çSysTick_CTRL_TICKINT_Pos 1U èSysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) êSysTick_CTRL_ENABLE_Pos 0U ëSysTick_CTRL_ENABLE_Msk (1UL ) îSysTick_LOAD_RELOAD_Pos 0U ïSysTick_LOAD_RELOAD_Msk (0xFFFFFFUL ) òSysTick_VAL_CURRENT_Pos 0U óSysTick_VAL_CURRENT_Msk (0xFFFFFFUL ) öSysTick_CALIB_NOREF_Pos 31U ÷SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) ùSysTick_CALIB_SKEW_Pos 30U úSysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) üSysTick_CALIB_TENMS_Pos 0U ýSysTick_CALIB_TENMS_Msk (0xFFFFFFUL ) MPU_TYPE_RALIASES 1U MPU_TYPE_IREGION_Pos 16U MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos) MPU_TYPE_DREGION_Pos 8U MPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos) MPU_TYPE_SEPARATE_Pos 0U MPU_TYPE_SEPARATE_Msk (1UL ) ¢MPU_CTRL_PRIVDEFENA_Pos 2U £MPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos) ¥MPU_CTRL_HFNMIENA_Pos 1U ¦MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos) ¨MPU_CTRL_ENABLE_Pos 0U ©MPU_CTRL_ENABLE_Msk (1UL ) ¬MPU_RNR_REGION_Pos 0U MPU_RNR_REGION_Msk (0xFFUL ) °MPU_RBAR_ADDR_Pos 8U ±MPU_RBAR_ADDR_Msk (0xFFFFFFUL << MPU_RBAR_ADDR_Pos) ³MPU_RBAR_VALID_Pos 4U ´MPU_RBAR_VALID_Msk (1UL << MPU_RBAR_VALID_Pos) ¶MPU_RBAR_REGION_Pos 0U ·MPU_RBAR_REGION_Msk (0xFUL ) ºMPU_RASR_ATTRS_Pos 16U »MPU_RASR_ATTRS_Msk (0xFFFFUL << MPU_RASR_ATTRS_Pos) ½MPU_RASR_XN_Pos 28U ¾MPU_RASR_XN_Msk (1UL << MPU_RASR_XN_Pos) ÀMPU_RASR_AP_Pos 24U ÁMPU_RASR_AP_Msk (0x7UL << MPU_RASR_AP_Pos) ÃMPU_RASR_TEX_Pos 19U ÄMPU_RASR_TEX_Msk (0x7UL << MPU_RASR_TEX_Pos) ÆMPU_RASR_S_Pos 18U ÇMPU_RASR_S_Msk (1UL << MPU_RASR_S_Pos) ÉMPU_RASR_C_Pos 17U ÊMPU_RASR_C_Msk (1UL << MPU_RASR_C_Pos) ÌMPU_RASR_B_Pos 16U ÍMPU_RASR_B_Msk (1UL << MPU_RASR_B_Pos) ÏMPU_RASR_SRD_Pos 8U ÐMPU_RASR_SRD_Msk (0xFFUL << MPU_RASR_SRD_Pos) ÒMPU_RASR_SIZE_Pos 1U ÓMPU_RASR_SIZE_Msk (0x1FUL << MPU_RASR_SIZE_Pos) ÕMPU_RASR_ENABLE_Pos 0U ÖMPU_RASR_ENABLE_Msk (1UL ) ó_VAL2FLD(field,value) (((uint32_t)(value) << field ## _Pos) & field ## _Msk) û_FLD2VAL(field,value) (((uint32_t)(value) & field ## _Msk) >> field ## _Pos) SCS_BASE (0xE000E000UL) SysTick_BASE (SCS_BASE + 0x0010UL) NVIC_BASE (SCS_BASE + 0x0100UL) SCB_BASE (SCS_BASE + 0x0D00UL) SCB ((SCB_Type *) SCB_BASE ) SysTick ((SysTick_Type *) SysTick_BASE ) NVIC ((NVIC_Type *) NVIC_BASE ) MPU_BASE (SCS_BASE + 0x0D90UL) MPU ((MPU_Type *) MPU_BASE ) µNVIC_SetPriorityGrouping __NVIC_SetPriorityGrouping ¶NVIC_GetPriorityGrouping __NVIC_GetPriorityGrouping ·NVIC_EnableIRQ __NVIC_EnableIRQ ¸NVIC_GetEnableIRQ __NVIC_GetEnableIRQ ¹NVIC_DisableIRQ __NVIC_DisableIRQ ºNVIC_GetPendingIRQ __NVIC_GetPendingIRQ »NVIC_SetPendingIRQ __NVIC_SetPendingIRQ ¼NVIC_ClearPendingIRQ __NVIC_ClearPendingIRQ ¾NVIC_SetPriority __NVIC_SetPriority ¿NVIC_GetPriority __NVIC_GetPriority ÀNVIC_SystemReset __NVIC_SystemReset ÉNVIC_SetVector __NVIC_SetVector ÊNVIC_GetVector __NVIC_GetVector ÍNVIC_USER_IRQ_OFFSET 16 ÑEXC_RETURN_HANDLER (0xFFFFFFF1UL) ÒEXC_RETURN_THREAD_MSP (0xFFFFFFF9UL) ÓEXC_RETURN_THREAD_PSP (0xFFFFFFFDUL) Ø_BIT_SHIFT(IRQn) ( ((((uint32_t)(int32_t)(IRQn)) ) & 0x03UL) * 8UL) Ù_SHP_IDX(IRQn) ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >> 2UL) ) Ú_IP_IDX(IRQn) ( (((uint32_t)(int32_t)(IRQn)) >> 2UL) ) Ü__NVIC_SetPriorityGrouping(X) (void)(X) Ý__NVIC_GetPriorityGrouping() (0U) ë __stdint_h __ARMCLIB_VERSION 5060037 __INT64 __int64 __INT64_C_SUFFIX__ ll __PASTE2(x,y) x ## y __PASTE(x,y) __PASTE2(x, y) __INT64_C(x) __ESCAPE__(__PASTE(x, __INT64_C_SUFFIX__)) __UINT64_C(x) __ESCAPE__(__PASTE(x ## u, __INT64_C_SUFFIX__)) __LONGLONG long long #__STDINT_DECLS %__CLIBNS ,__CLIBNS sINT8_MIN -128 tINT16_MIN -32768 uINT32_MIN (~0x7fffffff) vINT64_MIN __INT64_C(~0x7fffffffffffffff) yINT8_MAX 127 zINT16_MAX 32767 {INT32_MAX 2147483647 |INT64_MAX __INT64_C(9223372036854775807) UINT8_MAX 255 UINT16_MAX 65535 UINT32_MAX 4294967295u UINT64_MAX __UINT64_C(18446744073709551615) INT_LEAST8_MIN -128 INT_LEAST16_MIN -32768 INT_LEAST32_MIN (~0x7fffffff) INT_LEAST64_MIN __INT64_C(~0x7fffffffffffffff) INT_LEAST8_MAX 127 INT_LEAST16_MAX 32767 INT_LEAST32_MAX 2147483647 INT_LEAST64_MAX __INT64_C(9223372036854775807) UINT_LEAST8_MAX 255 UINT_LEAST16_MAX 65535 UINT_LEAST32_MAX 4294967295u UINT_LEAST64_MAX __UINT64_C(18446744073709551615) INT_FAST8_MIN (~0x7fffffff) INT_FAST16_MIN (~0x7fffffff) INT_FAST32_MIN (~0x7fffffff) INT_FAST64_MIN __INT64_C(~0x7fffffffffffffff) ¡INT_FAST8_MAX 2147483647 ¢INT_FAST16_MAX 2147483647 £INT_FAST32_MAX 2147483647 ¤INT_FAST64_MAX __INT64_C(9223372036854775807) §UINT_FAST8_MAX 4294967295u ¨UINT_FAST16_MAX 4294967295u ©UINT_FAST32_MAX 4294967295u ªUINT_FAST64_MAX __UINT64_C(18446744073709551615) ²INTPTR_MIN INT32_MIN ¹INTPTR_MAX INT32_MAX ÀUINTPTR_MAX UINT32_MAX ÆINTMAX_MIN __ESCAPE__(~0x7fffffffffffffffll) ÉINTMAX_MAX __ESCAPE__(9223372036854775807ll) ÌUINTMAX_MAX __ESCAPE__(18446744073709551615ull) ÕPTRDIFF_MIN INT32_MIN ÖPTRDIFF_MAX INT32_MAX ÚSIG_ATOMIC_MIN (~0x7fffffff) ÛSIG_ATOMIC_MAX 2147483647 áSIZE_MAX UINT32_MAX çWCHAR_MIN èWCHAR_MAX îWCHAR_MIN 0 ïWCHAR_MAX 65535 óWINT_MIN (~0x7fffffff) ôWINT_MAX 2147483647 ûINT8_C(x) (x) üINT16_C(x) (x) ýINT32_C(x) (x) þINT64_C(x) __INT64_C(x) UINT8_C(x) (x ## u) UINT16_C(x) (x ## u) UINT32_C(x) (x ## u) UINT64_C(x) __UINT64_C(x) INTMAX_C(x) __ESCAPE__(x ## ll) UINTMAX_C(x) __ESCAPE__(x ## ull) ²__INT64 ³__LONGLONG ( ï º HIDO_BaseQueueGetRear ) ¤ð º HIDO_BaseQueueGetFront 2 ¸ñ t º HIDO_BaseQueueGetContinuousSize ' ,ó º HIDO_BaseQueueIsFull ( @ô º HIDO_BaseQueueIsEmpty ( Tõ , º HIDO_BaseQueueDequeue ( ö , º HIDO_BaseQueueEnqueue % ¬÷ ( º HIDO_BaseQueueInit & Ôø è ¼ HIDO_ATLiteDebugOff % ¼ù è ¼ HIDO_ATLiteDebugOn ( û H ¶ HIDO_ShellCmdRegister ( þ ü ¶ HIDO_ShellGetCmdCount % ø ¶ HIDO_ShellGetInput % ô ¶ HIDO_InputRegister Ì ` ¸ HIDO_VLQInit " , $ ¸ HIDO_VLQDequeue + P ¸ HIDO_VLQGetDequeueMember " d $ ¸ HIDO_VLQEnqueue + h ¸ HIDO_VLQGetEnqueueMember & ð ( ¼ HIDO_ArraryQueueOut * ¼ HIDO_ArraryQueueIsEmpty % 0 ( ¼ HIDO_ArraryQueueIn ) X ¼ HIDO_ArraryQueueIsFull ' p D ¼ HIDO_ArraryQueueInit ! ´ ´ HIDO_UtilBzero $ ´ L ´ HIDO_UtilSnprintf " d ´ HIDO_UtilStrStr ' d ` ¿ HIDO_UtilParseFormat * Ä 8 ´ HIDO_UtilHexStrBufToInt % ü ´ HIDO_UtilCharToHex ! è µ HIDO_TimerPoll ! è Ü µ HIDO_TimerTick # Ä µ HIDO_TimerCancel " Ð ` µ HIDO_TimerStart # 0 $ µ HIDO_TimerCreate 4 T © g_u32TimerTick Å g_u64TimerTick T ´ HIDO_UnLock l ´ HIDO_Lock H! Ì © SystemInit V " SystemCoreClock º AHBPrescTable Õ PLLMulTable î APBPrescTable 8 # d Å HAL_TIMEx_MasterConfigSynchronization , $ \  HAL_TIM_ConfigClockSource , + P  HAL_TIM_PWM_ConfigChannel # |1 $  HAL_TIM_PWM_Stop $ 2 8  HAL_TIM_PWM_Start # Ø3  HAL_TIM_PWM_Init & ì4 ü  HAL_TIM_PWM_MspInit ' 7  HAL_TIM_Base_Stop_IT ( 48 ,  HAL_TIM_Base_Start_IT & `9  HAL_TIM_Base_DeInit $ t:  HAL_TIM_Base_Init ! ¨<  HAL_SPI_DeInit ¸=  HAL_SPI_Init , È> Æ HAL_UARTEx_WakeupCallback & Ð? Ø Ã HAL_UART_IRQHandler ' 8H ¼ à HAL_UART_Receive_DMA ) ôI À à UART_Start_Receive_DMA . ÜP à HAL_UART_RxHalfCpltCallback ( äQ À à HAL_UART_Transmit_DMA . ÄV à HAL_UART_TxHalfCpltCallback & xZ ¼ à HAL_UART_Receive_IT ( 4\ È Ã UART_Start_Receive_IT - he à HAL_UARTEx_RxEventCallback ' |f ¼ à HAL_UART_Transmit_IT $ Dl à HAL_UART_Transmit " Ìm à HAL_UART_DeInit àn à HAL_UART_Init ! ôo | à UART_SetConfig ( pq à UART_AdvFeatureConfig & pr ¼ à UART_CheckIdleState . ,u h à UART_WaitOnFlagUntilTimeout ' y Ä HAL_LPTIM_IRQHandler 4 z Ä HAL_LPTIM_AutoReloadMatchCallback , 0{ Ä HAL_LPTIM_TriggerCallback 1 8| Ä HAL_LPTIM_CompareWriteCallback 4 D} Ä HAL_LPTIM_AutoReloadWriteCallback 0 T~ Ä HAL_LPTIM_DirectionUpCallback 2 ` Ä HAL_LPTIM_DirectionDownCallback ( l Ä HAL_LPTIM_ReadCounter - D Ä HAL_LPTIM_TimeOut_Start_IT Ì Ô Ä LPTIM_Disable % è
Ä HAL_LPTIM_GetState ! ( Ä HAL_LPTIM_Init % ( \ Å HAL_SYSTICK_Config & Å HAL_NVIC_DisableIRQ % Å HAL_NVIC_EnableIRQ ' ¼ T Å HAL_NVIC_SetPriority ( L  HAL_PWR_EnterSTOPMode + \ ô  HAL_PWR_EnableBkUpAccess # P $  HAL_DMA_Abort_IT t  HAL_DMA_Abort # d  HAL_DMA_Start_IT + , à HAL_GPIO_EXTI_IRQHandler $ 4 $ à HAL_GPIO_WritePin # X 8 à HAL_GPIO_ReadPin " D à HAL_GPIO_DeInit Ô D à HAL_GPIO_Init $ X Ç HAL_FLASHEx_Erase " p Ç FLASH_PageErase ! t Ä HAL_FLASH_Lock # x Ä HAL_FLASH_Unlock $ P Ä HAL_FLASH_Program - h 8 Ä FLASH_WaitForLastOperation ¢ Ð ¸ pFlash , p£ h Å HAL_RCCEx_PeriphCLKConfig ' ؤ  HAL_RCC_GetPCLK2Freq ' ॠ HAL_RCC_GetPCLK1Freq & è¦ Â HAL_RCC_GetHCLKFreq & ð§ \  HAL_RCC_ClockConfig $ L© È Â HAL_RCC_OscConfig * « p  HAL_RCC_GetSysClockFreq / ¬ Å HAL_I2CEx_EnableFastModePlus ! ä ¾ HAL_ResumeTick " ® è ¾ HAL_SuspendTick h¯ ¾ HAL_Delay x° ü ¾ HAL_GetTick t± ä ¾ HAL_IncTick X² ¾ HAL_Init `³ ¾ HAL_InitTick 7 t´ ø ² uwTickFreq Ê uwTickPrio â uwTick ( lµ ,  HAL_ADC_ConfigChannel # ¶  HAL_ADC_GetValue , ¬· X  HAL_ADC_PollForConversion ¹ (  HAL_ADC_Stop ,º (  HAL_ADC_Start ! ½ ,  HAL_ADC_DeInit Á  HAL_ADC_Init 8§ Ì delay_ms Â à ¤ Reset_DW1000 ¥ Äà chan_idx µ tx_config Ì pll2_config å rx_config ü agc_config dwnsSFDlen , sftsh ? dtune1 S digital_bb_config r lde_replicaCoeff þ 8© à õ dwt_readdevid " dwt_write16bitoffsetreg dwt_write32bitoffsetreg dwt_read16bitoffsetreg _dwt_aonconfigupload Î _dwt_aonarrayupload ÿ dwt_entersleepaftertx 4 dwt_rxreset X dwt_checkoverrun _dwt_disablesequencing # XÅ ì ¦ dwt_setrxtimeout DÆ dwt_rxenable XÇ $ dwt_starttx " |È ì ¦ dwt_forcetrxoff $ hÉ ø ¦ dwt_syncrxbufptrs ( `Ê ô ¦ dwt_setrxaftertxdelay % Ì ¦ dwt_configuresleep ! Í Ì ¦ dwt_entersleep & ´Î è ¦ dwt_readrxtimestamp & Ï è ¦ dwt_readtxtimestamp , Ð ( dwt_readcarrierintegrator ! ¬Ñ ¦ dwt_readrxdata # ´Ò ( dwt_writetxfctrl " ÜÓ 4 dwt_writetxdata ( Õ è ¦ dwt_settxantennadelay ( øÕ è ¦ dwt_setrxantennadelay àÖ ¤ dwt_configure ! Ø ð _dwt_configlde ! tÙ | dwt_initialise ðÚ ¦ _dwt_otpread Ü ð ¦ dwt_xtaltrim ( üÜ ì ¦ _dwt_loaducodefromrom $ ØÞ ü _dwt_enableclocks $ ¼á X dwt_writetodevice ) Øã X dwt_read32bitoffsetreg % 0å X dwt_readfromdevice L æ UID_ERROR É module_power ã power_temp û power_input 8 ® ô ¢ w28delay É RGB_Set_Down ß RGB_Rst # ç Ð ¦ Set4LEDColor_Off pè ¦ Set4LEDColor Dê Ø ¦ RGB_Set ë È ¦ RGB_Set_RED äë Ì ¦ RGB_Set_GREEN °ì Ì ¦ RGB_Set_BLUE |í Ì ¦ RGB_Set_WHITE ! Hî Ì ¦ RGB_Set_LEDOFF Ðï È ¦ RGB_Set_Up ¯ $ mir3da_register_read ì mir3da_register_write 5 LIS3DH_ReadReg v LIS3DH_GetWHO_AM_I ° LIS3DH_WriteReg ú mir3da_set_enable ! hñ 4 LIS3DH_SetMode % ò Ø Accelerometer_Init tó Ð mir3da_init 5 Dô ´ mir3da_set_active_interrupt_enable / ö ø ´ mir3da_set_step_counter_open # ÷ Ø LIS3DH_Data_Init & Àø LIS3DH_WriteOneByte % xû LIS3DH_ReadOneByte - ü Å mir3da_register_mask_write & èþ mir3da_WriteOneByte % ìÿ mir3da_ReadOneByte ü Ð IIC2_Start ! Ì ì IIC2_Send_Byte ¸ IIC2_Wait_Ack ! ¸ $ ¾ IIC2_Read_Byte Ü Ð IIC2_NAck ¬ Ð IIC2_Ack | Ð IIC2_Stop L ì delay_us w 8 | ª i2c_addr À lisid é offset_x ÿ offset_y offset_z + f_step ? bu O lis2dhdata g acc_g ´ l FLASH_Write FLASH_Read $ FLASH_Prepare ( D » STMFLASH_ReadHalfWord X Uart_Send ` < Uart_GetChar % Uart_RxOverFromISR % ¤ Uart_TxOverFromISR & Ä è Uart_RxErrorFromISR ¬ è Uart_ReInit ø Uart_Init ü Uart_Register 4 readfromspi T 4 writetospi & è Spi_ChangePrescaler ( Ð Reboot < À¶ huart1 ¢ huart2 ± hlpuart1  htim21 ` Ð BSP_Init * 0 Ø HAL_UART_RxCpltCallback * ! Ø HAL_UART_TxCpltCallback ) à! Ô HAL_UART_ErrorCallback e °À | ¨ Lora_Sleep ½ Lora_WakeUp Lora_ResetH Lora_Run lora_sendfinalbag_flag d# ø Lora_Init \$ ü Lora_SendData X% Ô Lora_IsIdle # ,& ¢ Lora_PinRegister ( Lora_Poll + Ì Lora_Fsm A È. Ô lora_rxbuf lora_rxbufnum · lora_recv_num ¨ |È p uwbled ¤ gpsled ³ loraled à powerled Ô lp_time ä led_timer nomove_flag hadc " hlpuart1 3 huart1 B huart2 Q hspi1 _ htim21 0 Ø Power_Sleep $ t1 Ä Power_GPS_LoraOff # 82 À Power_GPS_LoraOn $ ø2 ô Power_PinRegister = DÏ uwbled # gpsled 2 loraled B powerled 4 È GPS_Init `5 Ô GPS_IsIdle ' 46 à GPS_SetEventCallback 7 Ì GPS_Poll " à7 ø GPS_PinRegister Ø8 ¼ GPS_PowerOff 9 ¼ GPS_PowerOn \ Ä< ¨ ¤ GPS_final_changdu ä GPS_final_data l _pcData_final uwb_status_reg ÀÒ X Battery_MearsEnable ½ Battery_MearsDisable Û Battery_ConfigureAdcChannel Battery_GetVoltage F hadc & l> Battery_PinRegister ( ? ¤ Battery_GetPercentage ) `A ¤ Battery_VoltageConvert ! dB ì Battery_GetADC hE È DBG_Init # 0F HIDO_DebugString 8G HIDO_Debug $M Ð Beep_On ôM Ð Beep_Off % ÄN Beep_TimerRegister % P Ä WaitUntilPollStart " TQ Ô NextSlotDelayMs (R ì SetLPTimer S Ø NextPollDelay ìS , pd_i ¡ target_offsettime À poll_offsettime Ý waketopolltimeus û clockoffset lpcount ) poll_startcount F last_lpcount z temptime delaytime § expect_anctime à error_time Û target_time ô delaycount last_anchor_time Û Ù Ì Ô g_pairstart è sync_timer i bigslot_num userkey_state ´ motor_keeptime É intheight 3 Pah_HRD_flag_fangchai Q module_power f imu_enable y motor_enable Ë FindNearBasePos ` hlptim1 ! ÐV È ¢ SwitchTagState W ¢ Registor_Poll X | ¢ NearPoll Z L ¢ DiscPoll2 ! h[ è © CalculateDists ! P\ ¢ SetANCTimestap l] ì ¢ GetNearMsg " ,_ Ì ¢ Dw1000_App_Init ? @b L © tag_state À tag_succ_times Ü recbase_num õ mainbase_lost_count nearbase_num 0 stationary_flag M changemainbase_count o pack_length pack_index pack_msgtype º youxiao_ceju Ô trygetnearmsg_times õ try_reg_times flag_finalsend , flag_getresponse J flag_rxon a next_nearbase_num para_update para_len ¯ motor_state È rec_remotepara_state ê gotosleep_flag outrange_times " motor_flag : get_newdist S checksum i tmp_time tagslotpos mainbase_id ° current_count Ë start_count ä end_count û rec_maxrangelen H temp_dist _ mainbase_dist z base_mindist ancsync_time ® rec_tagpos_binary Í frame_len ä salvebase_mindist test2 clockOffsetRatio ` distance t rtd_init rtd_resp tof tx_near_msg ; usart_send S nearbaseid_list0 q nearbaseid_list nearbaseid_list2 ¬ nearbase_switchdistlist Ñ nearbase_distlist ð exsistbase_list rec_remotepara ) rec_anc_signalpower J anc_pollrx b anc_resptx z tag_resprx anc_clockoffset ¯ anc_distoffset Ë tag_id ß tag_id_recv ø anc_id_recv random_delay_tim / g_UWB_com_interval O anclist_num h anclost_times get_newbase offset ° singlepoll_baseid Ï nearmsg_mainbase í anchor_dist_last_frm his_dist % dist_no_bias = dist_cm P dis_after_filter l p_Dis_Filter tag_time_recv ¡ battary ¶ button Ê g_Resttimer ã result ÷ hex_dist
|
tag_delaytime (
|
anclist_pos A
|
ancid_list Y
|
true_nearbase_idlist {
|
true_nearbase_distlist
|
true_exsistbase_list Á
|
nextpoll_delaytime á
|
offsettimeus û
|
report_num lastsync_timer / last_nearbase_num N last_slotnum h temptimer singlepoll_basedist singlepoll_i º rec_tagpos_emptylist Ü mainbase_type ÷ testtimer testtimer2 & notenoughdist_count n Ø ¥ DebugPoll ( do È ¬ UsartParseDataHandler ,q < ¬ SendComMap $ hr ¼ mUsartReceivePack Y $ß @ Height ¬ Altitude » userkey_state × Checksum_u16 ( g_pairstart $s ¼ Tag_App " às QiyaJizhan_Send Ìu ¼ Dw1000_Init > v ä intheight ¥ error_times ¾ id Î config ! lw È parameter_init ( 4x ø save_com_map_to_flash " ,y à parameter_check z ° g_com_map xå Ä bat_percent ¼z Ô Shell_Init <æ Ì nomove_count ¯ offsettimeus Ä active_flag Ø uwbled ç gpsled ö loraled powerled lora_recv_num - GPS_ON_TIME A lp_time \ GPS_final_data q GPS_final_changdu nomove_time GPS_ON_flag ³ nomove_flag motor_state ³ module_power " Ðu Ü ¿ waitusart_timer À $ APL_Poll ä Ð APL_Init ) ´ È lora_sendfinalbag_Poll ) | Ø HAL_GPIO_EXTI_Callback " < À PowerDownDetect ï ü Ü bat_percent l_bIsVibration É lora_sendfinalbag_flag í lora_sendfinal_rx_bag_flag fangchai_flag 0 l_eGPSState I lora_sendfinalbag_num l uwbqiehuangps_flag GPSDateTime ¥ lora_sendfinalbag_time É l_stDISPIN á l_stTypeCPIN û motor_ontime userkey_state . l_u32GPSTick H lora_sendfinal_rx_time l dev_id heartbeat_timer poll_timer µ sync_timer Í aRxBuffer ä group_id ú g_start_send_flag tyncpoll_time 4 lpsettime K slottime a max_slotpos z lastpoll_count interval_count ² slot_startcount Ï tag_frequency ê lastpoll_time current_time motor_keeptime 9 imu_enable Q motor_enable k current_slotnum slotpos_intoatl ¥ bigslot_num ¾ stGPSDateTime ) Ø ì ª HAL_TIM_Base_MspDeInit & Ä ª HAL_TIM_MspPostInit ' à ì ª HAL_TIM_Base_MspInit $ Ì ä ª HAL_SPI_MspDeInit " ° ª HAL_SPI_MspInit % È ä ª HAL_UART_MspDeInit # ¬ P ª HAL_UART_MspInit $ ü ä ª HAL_LPTIM_MspInit $ à ä ª HAL_ADC_MspDeInit " Ä ª HAL_ADC_MspInit Ø Ì ª HAL_MspInit % ¤¡ Ð ¥ LPUART1_IRQHandler $ t¢ Ð ¥ USART2_IRQHandler $ D£ Ð ¥ USART1_IRQHandler $ ¤ Ð ¥ LPTIM1_IRQHandler & ä¤ Ð ¥ EXTI4_15_IRQHandler % ´¥ Ð ¥ EXTI0_1_IRQHandler " ¦ Ì ¥ SysTick_Handler ! P§ Ì ¥ PendSV_Handler ¨ È ¥ SVC_Handler $ ä¨ Ð ¥ HardFault_Handler ´© È ¥ NMI_Handler Ï Ðí À ¬ Error_Handler è module_power ý imu_enable motor_enable % lastpoll_time ; current_time P bigslot_num d youxiao_ceju y lora_sendfinal_rx_time lora_sendfinal_rx_bag_flag ö Àq à ¿ g_start_send_flag Ù bat_percent í group_id þ lastpoll_count interval_count , slot_startcount D tag_frequency Z tyncpoll_time p waitusart_timer slottime max_slotpos current_slotnum Å fangchai_flag 1 |ª à HAL_LPTIM_CompareMatchCallback \« ¼ MX_Init ¬ è ¤ main % T SystemClock_Config ' \µ à Time_to_restart_Poll <¶ Ä Battery_Poll · À Uwb_Poll À· ü Program_Init ¼¸ ¼ IdleTask £ x¹ $ loratxdata © GPS_ON_TIME  uwb_active_flag ß active_flag ø GPS_ON_flag nomovesleep_time / interval E hardware_version c hardware_pici ~ hardware_type uwb_work_num ³ uwb_timer Ê battery_timer å uwbled ù gpsled loraled " powerled 8 lp_time M nomove_time f nomove_flag led_timer hadc ¨ hlptim1 ½ hlpuart1 Ó huart1 ç huart2 û hspi1 htim21 P ÀP ÌP ÔP èP ðP PU TU V $V W W rW xW W W úW X 6X @X X X ¶X ¸X ÄY ÈY >[ H[ d[ l[ p[ t[ ] ] "^ (^ b^ x^ t_ °_ â_ ì_ h` |` ¤` ¨` è` ü` ,a 0a @a Da \a `a a a ®a ¼a òa øa 8b <b Db Hb Zc c ìc d Lg g èg ôg h (h th |h Li Ti Âi Èi j (j 0j 4j tj j j j ´k Dl Pl Tl |l l l l øl m
|
m m
|
n $n ¶n Àn fo xo Dq Lq lq tq ¼q Äq îr ôr Xt \t Ðt Üt òt øt *u 4u ~u u bv v ºv Àv Òv Øv *x Lx nx tx x x x x Äx Èx y y Ny `y Úz èz { { ¶{ ¼{ Ô{ Ø{ ò{ ø{
|
| | L| T| `| d| ¾| Ì| N~ `~ B \ b h ~ ¨ 0 < &
D
< @ H P ¨ Ö ä ð ô L X ä ì Z h ¾ Ì x È Ì ´ À ¨ z ô ø \ ` ô ¨ ¬ ¼ À Ú à ð ô $ V ` ¸ À Æ Ì Ò Ø \ l Ü ô Þ è D H Î Ô , 0 À Ä þ V \ ¸ À b¡ h¡ N¢ \¢ ¢ ¢ ¢¢ ¨¢ £ £ `£ l£ |£ £ £ £ ^¤ t¤ 𤠥 ¥ ¥ x¥ ¥ ¾¥ Ä¥ Ô¥ Ø¥ è¥ ì¥ P¦ \¦ n§ § Ò§ ܧ ¨ (¨ À¨ Ȩ ø¨ © 0© 8© . ¾® Ü® ¯ ̯ r° ° î° ô° ± ± ± $± 0± 4± b² °² 0´ ¨´ º´ À´ þ´ µ µ µ â¶ è¶ l· t· · · F¹ x¹ À¹ Ĺ <º Dº Úº äº » » ¾» È» ö» ¼ B¼ X¼ ¼ ¬¼ Ú¼ ä¼ ½ ½ |½ ¼½ ʽ н ¾ 0¾ ¾ ؾ &¿ 8¿ ¼¿ à¿ 4À `À ´À àÀ Á Á LÁ PÁ     v  DÄ PÄ vÄ Ä Æ $Æ É É òÉ øÉ zË Ë äË îË >Ì lÌ Í Í îÍ üÍ zÏ Ï Ï Ï Ð Ð ªÐ °Ð äÐ èÐ Ñ Ñ rÑ xÑ Ñ ¤Ñ âÑ èÑ :Ò @Ò Ó Ó Ó Ó Ô ¬Ô
|
Õ Õ JÕ TÕ lÕ tÕ Õ Õ .Ö 8Ö JÖ TÖ XÖ \Ö ÊÖ ÜÖ ôÖ × `Ù |Ù Ý °Ý Và hà á á ä Lä pä tä ìä ôä Bæ Tæ zæ æ Öæ Üæ Öç Üç 2è 8è Öè Üè ¸é ¼é ¶ê äê ¤ë °ë ì ¤ì í í í í îí î Fî Pî î î Øî àî ñÿ) h1 / P À 5 ÔP ; ñÿN ñÿa `a p y \ ì¥ ª í¥ d ¶ \¦ Å ]¦ Ò § Ü ¤§ ó ¥§ . ܧ ݧ D $ (¨ 4 )¨ B Ȩ X ɨ 0 l © © 0 °² ¥ \Á º PÄ Ñ ¬Ô Ü äê ã ¬ ¼ è 4 è 4 î ñÿ ñÿ$ (h 9 8h O P c X¡ w ¢ 8© ° « ȹ ¹ PÁ Ë pÏ ß Ï ó ñÿ ñÿ3 Lq G tq Y èz m À{ { ( P ¡ Ð º ì Ñ | ç 0 ü ¨ ñÿ ñÿ+ (^ 6 x^ A (j T )j e v ~ ° Lê è 8 è X è \ è ` è d è f è h è j è l è n è p è r è t è x è y è z è | è ~ © ñÿº ñÿÉ » Ù » . ç È» ö É» . ¼ ¼ B # X¼ 3 Y¼ B A ¬¼ P ¼ . ] ä¼ k å¼ . w ½ ½ ` ¼½ н « ѽ ¸ Ô½ Ç Õ½ 4 Ô 0¾ ã 1¾ ð <¾ ÿ =¾ T ؾ Ù¾ N 2 8¿ C 9¿ R à¿ ` á¿ T l `À | aÀ T àÀ áÀ
|
¤ êÀ ± ëÀ
|
¼ àî Ç àî Ù ð ¡ æ ñÿþ ñÿ Pí & í 7 Pî ã h O ñÿa ñÿq c ôg øÃ è ¥ ñÿ ñÿÝ d é ̹ ö Ó ã h È Ì d è - : F Q ^ g m ñÿ ñÿ Hb ° °d ¼ g Î j à m í <© ø · º Á * Ö ? Ö R þé i ÿé & ~ $ê %ê & ã 0 ª 0 ¶ D  R < Ï Û X d è å ª Ì ó Ð þ ø
|
|
ñÿ'
|
ñÿ8
|
Ü® H
|
̯ Z
|
äº g
|
Õ è ( $ |
|
8
|
ñÿ
|
ñÿ¨
|
¼a ³
|
øa ½
|
<b è L Ò
|
L á
|
P ó
|
ñÿ ¨c d d 1 d D d 0 U @d i Ad { Nd Od ¥ ² À ã È Å È Õ h è T ç T ó ñÿ ñÿ |` ( ¨` @ ü` U a l 0a Da a ã h ± h Á ñÿÐ ñÿÝ 4j è j õ j j Dl # Tl . tl = l K l Y l l e m ã x | ø ø
|
ø$ ¬ % è X ¸ X Å Y Ñ \ æ ñÿ÷ ñÿ ô° ± - $± A 4± ã & O & ] ñÿm ñÿ{ ¨¢ ©¢
|
´¢ ¨ £ ´ l£  £ Õ £ á t¤ ñ u¤ | ÿ ¥ ¥ ,¥ ' -¥ L 4 ¥ D Ä¥ Q Ø¥ * 8Ö ? 9Ö ã & _ ' l ¸' ¸+ 8, Ù <ñ ì è ` < ¤ a ± b ¼ d Í h Þ l 0 ë ñÿú ñÿ ñÿ ñÿ# ì_ . ø_ A ù_ p R k `
ñÿ¯ ñÿ½ ñÿÏ ñÿß L· è t· ÿ u· è ' ñÿ6 ñÿC ôÀ Y î g î t ñÿ ñÿ Ï ¡ Ð °Ð À ±Ð 4 Ñ èÐ ä éÐ õ Ñ xÑ ¤Ñ ) èÑ > @Ò J Ó ã ¸, \ _ ¸, \ m ñÿ~ ñÿ |h °h ª Èi ¸ Ĺ Ð ñÿì Ö ñÿ& ñÿG ñÿl ñÿ °_ ¤ T ¯ » Ô Ì 0 Ý ê Ä ö d À . Ò C ¡ T ¡ j N¡ | ¢á °ë êë ² ì À ¤ì Ý Äì õ Ìì üì . í è M ¡ [ £ e ñÿ ñÿ ¨´ © À´ ³ µ  hµ Ñ µ á ìµ ò P¶ ´¶ è¶ Dº , |º ? î J ñÿh ñÿ zÖ Ö « ÜÖ ¿ × × Ä× æ 0â ö Lä tä |ä 4 ¤ä F ôä W Tæ p æ ¨æ ¥ Üæ µ èæ Ê ç Û 2ç ñ Bç Rç ¦ç . Èç F Üç Y 8è q Hè Üè é &é Ç Dé Û |é í é ¼é ã . < . < è ¸ ñÿ¼ hï ¼ pï ¼ ï ¼ ï ¼ ï ¼ ï ¼ Àï 2 è Ä è â è ä < ñÿ^ ñÿz ñÿ x¹ £ á ® ñÿæ ñÿ \ 3 \ ` F ð\ ] ñ\ & r ] !] ~ ] ¡] ¤ $n ¼ Àn Í xo à o ï Äq r ôr * ñÿe ñÿ ñÿÔ ñÿ 8t hx " x 0 x ; Èx J 0 [ ä è è m ñÿ¥ ñÿÝ ñÿ ñÿS tx r ñÿª ñÿâ `~ ø \ h % < ¨ V < j ÎÕ ñÿ½ ñÿø Ì| ñÿV ñÿ ñÿÒ ñÿ Äh ! Åh 4 Ti Q Üt b øt v 4u ã P. ñÿÆ ñÿ! Ph ! \t )! ñÿb! ñÿ! u ! Àv È! Øv Ø! Lx ë! Zx ÿ! ñÿ7" ñÿo" bd " cd 2 " 2s " zs °" Æs Ã" ñÿû" ñÿ3# T| N# d| f# ñÿ¡# ñÿÜ# ñÿ$ ñÿR$ Ø{ h$ ø{ }$ | $ ¨ ©$ ñÿâ$ ñÿ% ñÿU% ñÿ% y ³% y ×% `y ø% by & dy :& fy O& ly f& 8z w& { & { ¬& ¼{ È& h¡ Ø& \¢ ì& ]¢ 2 þ& ñÿ7' ñÿp' Ì ' Ð ' µ' À Å' Ü' ø ò' h ( j $( L <( S( q( Ä ( TÅ ( $Æ ¶( %Æ Ë( 8Æ Û( 9Æ L é( Æ ÿ(
Æ ) Ç () Ç ;) >Ç R) ?Ç L g) Ç |) Ç
|
) Ç ¤) Ç ` ·) ôÇ Í) õÇ ( á) È ö) È " * @È * AÈ Ö -* É ?* É Ö O* øÉ `* lÌ y* Í * üÍ ¤* ýÍ b µ* ^Î Ç* _Î ^ ×* ¼Î õ* ñÿ1+ ñÿm+ Î + ñÿÁ+ ñÿù+ @
|
, n , ñÿQ, ñÿ, X , ³, Ë, h â, þ, Ì - ¬ -- ì C- ð W- j- Â - Â Z - Â ¦-
 ¸-  Ì- ¡Â Þ- ¸Â ó- ¹Â . È . É 2 ,. ú @. û : R. 4à f. 5à 8 x. là . mà > . ªÃ ¹. «Ã $ Ò. Îà í. Ïà ( / ñÿA/ ñÿ|/ ô ¤/ ñÿÃ/ ñÿâ/  ¼ òï ¼ ð è ô ï/ ñÿ 0 ñÿK0 ô W0 è ø e0 ø v0 ñÿ£0 l ¶0 É0 ô Ú0 ì0 è ã h. ý0 h. è 1 ñÿ71 H H1 X ]1 w1 ª 1 ¢1 À ´1 ñÿè1 ¬ ý1 â 2 ô .2 G2 , ]2 ñÿ2 2 B ±2 n Ì2 ª ç2 ö2 ñÿ$3 à è 93 H3 ñÿv3 $ 3 % 2 3 ` °3 À È3 Ì Ý3 Ø ì3 Ù Ù (ò è ù3 4 Ç 4 ñÿP4 f4 è {4 4 4 ñÿÅ4 ñÿ÷4 b 5 '5 ¼ I5 * b5 0 z5 6 5 N §5 f ¾5 ñÿ÷5 ñÿ÷5 ñÿ 6 ñÿ6 Ìà "6 ñÿ"6 ñÿ36 ñÿ36 ñÿE6 ñÿc6 ÀP |6 ñÿ6 ñÿ5 ðP 6 ñÿ6 ñÿ5 Q 6 ñÿ5 |Q ¾6 ñÿ5 Q ß6 ñÿ 7 ñÿ5 ÄQ !7 ñÿB7 ñÿ5 ìQ c7 ñÿ7 ñÿ5 úQ ¥7 ñÿÆ7 ñÿ6 ñÿè7 ñÿè7 ñÿè7 ñÿè7 ñÿè7 ñÿè7 ñÿè7 ñÿè7 ñÿè7 ñÿè7 ñÿè7 ñÿ 8 TÕ 8 tÕ $8 Ø 18 Ø X <8 |Ù K8 }Ù Ú X8 hà o8 ià 8 à 8 à , ®8 ´à ¸8 µà À8 ñÿà8 ñÿà8 ñÿà8 ñÿà8 ñÿ9 ñÿ5 R 9 ñÿ5 .R +9 ñÿ5 àR E9 ñÿ5 ZS _9 ñÿ5 ÖS 9 ñÿ5 ðS +9 ñÿ5 TU E9 ñÿ5 $V _9 ñÿ5 W {9 ñÿ{9 ñÿ5 @W {9 ñÿ5 PW {9 ñÿ5 xW 9 ñÿ5 W 9 ñÿ5 ¼W 9 ñÿ5 X ¯9 ñÿ5 @X Ç9 ñÿ5 hX ( Ñ9 ñÿ5 X ( Ü9 ñÿ5 ¸X ô9 ñÿÿ9 ñÿ: ñÿ+: ñÿ=: ñÿE6 ñÿO: ÀP h: ÐP : ÐP E6 ñÿ: ÄP E6 ñÿE6 ñÿª: ÈP E6 ñÿE6 ñÿÃ: ÈP E6 ñÿÜ: ÈP E6 ñÿE6 ñÿõ: ÐP E6 ñÿE6 ñÿ; ÐP E6 ñÿ'; ñÿF; ìé N; ñÿè ¤ o; ñÿ5 ðX o; ñÿ5 Y o; ñÿ5 2Y ; ñÿ«; ñÿÄ; TÖ è ¨ Ù; ¨ 9 ñÿ5 XY à; ñÿ5 ÈY ù; ñÿ5 ÈY ù; ñÿ5 JZ < Õ $< ñÿ9 ñÿ5 [ ?< ñÿ5 H[ $ F< ñÿ5 l[ d< ñÿ5 l[ ¼ ð ¼ ð < ð d< ñÿd< ñÿd< ñÿd< ñÿd< ñÿd< ñÿd< ñÿd< ñÿd< ñÿd< ñÿd< ñÿd< ñÿ9 ñÿ5 t[ à; ñÿ5 \ 9 ñÿ5 \ < ñÿ< \Ö ©< jÖ ¾< lÖ ×< ñÿ5 8\ ÷< ñÿ}= ñÿ= ñÿ= ñÿ£= ñÿµ= ñÿ¿= ñÿÉ= ñÿÓ= ñÿá= ñÿð= ñÿÿ= ñÿ > ñÿ> ñÿ#> ñÿ-> ñÿ8> ñÿC> ñÿO> ñÿ[> ñÿg> ñÿs> ñÿ> ñÿ> ñÿ©> ñÿ¾> ñÿÉ> ñÿØ> ñÿâ> ñÿì> ñÿö> ñÿ8 ñÿ? ñÿ? ñÿ%? ñÿ6? ñÿB? ñÿZ? ñÿt? ñÿ~? ñÿ? ñÿ? ñÿª? ñÿ´? À ñÿÃ? P Í? ÀP Û? ÁP â? ÁP ì? ÅP þ? ÉP @ ÉP #@ ÉP 2@ ÉP =@ ÑP L@ ÑP \@ ÕP " j@ çP " @ çP " @ çP " ³@ çP " Ò@ çP " å@ çP " ö@ çP " A çP " A çP " &A çP " 5A çP " DA çP " SA çP " cA çP " sA çP " A çP " A çP " ¥A çP " µA çP " ÅA çP " ÕA çP " éA çP " ùA ñP B ñP , B Q ` )B }Q $ 8B }Q HB }Q XB ¡Q gB ¡Q wB ¡Q B ¯Q B ¯Q ¦B ¯Q ¶B ³Q ÆB ÅQ ( ÍB íQ ÔB ûQ ÛB R àB /R ¢ íB ÑR úB ÙR C áR z C [S | "C ×S 0C ×S 8C ñS H EC 9U RC EU `C UU Ê mC %V ê zC W , C W C AW C QW " §C yW ´C W ( ÂC ½W > ÏC X 2 ÝC AX ( éC iX ùC iX & D X & D ¹X 8 &D ñX 3D ñX ?D Y " LD Y YD 3Y & fD 3Y sD YY l zD ÉY
D ÉY D ÙY r ¢D KZ °D eZ ¤ ÁD [ 6 ÏD I[ ÝD I[ ïD m[ E m[ E u[ ¦ (E \ BE \ IE 9\ VE 9\ V dE )^ : mE y^ ü vE ±_ 2 E í_
|
E }` ( ¡E ©` @ ·E ý` ÊE a ßE 1a óE Ea F aa " F a " +F ½a 6 4F ùa @ <F =b OF Ib ^F c kF ©c D tF d ~F ±d F g T F õg , ¤F )h ·F 9h ËF Qh $ ÛF }h 4 éF ±h ôF Ui n G Éi 8 G j +G 5j @ 4G j ?G El OG Ul XG ul eG l qG m G m ú G %n §G Án ¦ ¶G yo ÇG o Ä ÔG Mq æG uq H öG Åq Î H r Z H õr > +H 3s H 9H {s L JH Çs r [H 9t " eH ]t t wH Ýt H ùt 2 H 5u J ©H u Î ¹H v : ÐH Áv éH Ùv R ÷H Mx I [x I ix " &I ux CI x " OI ¡x $ XI Éx > " eI y " I y " ©I y : ÈI ay " çI cy " J ey " %J gy 8J my Ê MJ 9z ¢ \J éz & nJ { J !{ J ½{ " ¹J Á{ ÅJ Ù{ ÙJ ù{ ìJ | < K U| K e| Z 0K Í| JK a~ â ^K ] rK i K K © ´K = ò ÆK 1 " ÕK A . äK o ¸ ñK ) L Q N L © . &L å " 6L õ X \L Y 2 pL @ L Ñ L í ®L R ÄL i & ÙL è óL } B M Í à !M @ 2M í " FM ñ XM
D iM Í " M Ï " M Ñ D ®M ÅM ÙM Á p çM 1 b úM © Ò N d N ù d 4N a LN i " hN k â zN M ¨ N ¥N ½N " ÙN íN ¡ O 6 O ã (O õ @O WO - 6 kO c , O . O ½ n ·O + ÎO 1 äO 7 ÷O O P g "P < -P Á >P á QP õ , [P a X qP Á P Í P m $ «P H ¼P õ ËP N ÛP é êP 4 öP I Q Y 2 Q 0Q « æ EQ 0 WQ Á V gQ , wQ C , Q o < Q « \ ¹Q J ÆQ Q ØQ U : áQ : ëQ Õ X úQ 1 X R 4 R Å : R R ,R ] 5R e T FR Á YR Ó : lR ¡ {R ¡ 4 R O¡
|
R Y¡
|
±R i¡ æ ¿R ¢
|
ÒR µ¢ Z ÛR £ H åR m£ ñR £ S £ Â S ¥ S !¥
|
!S ¥ 6 /S Å¥ :S Ù¥ FS § NS 9© ZS =© cS Ý® ¾ qS ͯ ¦ S ° S ¡° N S õ° ²S ± ÃS %± ÕS 5± . áS ±² îS ©´ öS Á´ > þS µ d T iµ T µ d &T íµ d 5T Q¶ d AT µ¶ . LT é¶ d ZT M· aT · º oT y¹ H |T Ź T ɹ T ͹ p ©T Eº 8 ¶T }º ÇT º J ÖT åº áT ½½ ìT õÀ U Á D U QÁ U ]Á ¨ 2U  =U ùà L EU QÄ & ZU Ä Ì pU UÅ Ê U ùÉ F U mÌ ¢ ªU Í Ò ÀU ½Î ² ÜU qÏ
|
îU Ï
|
V Ï v V Ð V Ñ n #V yÑ & 1V ¥Ñ > EV éÑ R XV AÒ Ô bV Ó uV Ó ú V Ô ^ V Õ 6 §V UÕ ±V UÕ »V UÕ ÅV UÕ ÑV UÕ ØV uÕ ( åV uÕ òV uÕ ÿV uÕ W uÕ W ¡Õ . "W ÏÕ 2 8W Ö MW UÖ `W UÖ pW ]Ö W kÖ W mÖ W {Ö & ÁW ¡Ö * ÐW ÝÖ ¶ âW × 2 øW Å× D X Íà ´
|
X á X £á X 1â è *X Mä $ =X uä LX }ä & bX ¥ä H rX õä N X Uæ & X æ ( ¯X ©æ . ÉX Ýæ ×X éæ 8 êX !ç ùX 3ç Y Cç !Y Sç T .Y §ç DY Éç ZY Ýç V kY 9è Y Iè Y Ýè 4 Y é ·Y 'é ÏY Eé 8 áY }é $ ñY ¡é Z ½é 0 Z íé Z Mê j ,Z åê À 1Z ±ë : DZ ëë 4 XZ !ì x dZ ¥ì Z Åì Z Íì . ¸Z ýì ÊZ í 4 çZ Qí 4 ÷Z í b [ î F [ Qî 0 ([ î 1[ î D <[ hï E[ pï O[ ï Z[ ï `[ ï g[ ï y[ Àï 2 [ òï [ ð ¤[ ð ²[ ð À[ 4ò Ô[ Tò é[ ù[ \ \ "\ +\ <\
|
J\ X\ e\ o\ }\ \ \ \ $ \ ( ¤\ , °\ 0 ¼\ 4 Æ\ 8 Ò\ 9 á\ : ø\ ; ] < !] = -] > C] ? V] @ b] D y] H ] P ] X ] \ ¶] ` ½] d È] f Ñ] h ß] j è] l ô] n ^ p ^ r ^ t /^ x :^ y G^ z W^ | g^ ~ s^ }^ ^ ^ ^ ^ ¡ ¬^ ¢ ¸^ £ Ì^ ¤ Ù^ ¥ é^ ¦ : § F ¨ Q © þ^ « _ ¬ _ -_ ® <_ ¯ M_ ° W_ ± i_ ² u_ ³ ~_ ´ _ µ _ ¶ ®_ · ½_ ¸ È_ ¹ Ô_ º Ý_ ¼ æ_ ¾ ñ_ À |
|
 ý_ Ä ` Æ ` È #` Ô -` Ø ;` Ü H` à U` ä g` è q` ì ` ð ` ô ` £` ¬` µ` ¹` ( ¾` * Ð` , à` . ñ` 0 ý` 2 a 4 a 6 "a < +a @ 5a D Da H Oa Z aa ` oa xa ¢ ~a ¤ a ¦ a ¨ a ª a ¬ £a ° ®a ¸ »a ¼ Æa À Òa Ä Þa â èa ä óa è þa ì b ð b ô b /b >b ¤ Gb ¬ \ Lb 0 Tb 8 ]b À db H kb Ð X qb ( @ xb h b h d b ¤ ´ b ¼ ( «b ä ¼b ü Ìb Ýb , 0 õb \ 0 c c P &c è :c , Ec , , Pc X , [c , kc ° zc x c % c & ¢c P. ©c h5 $d.realdata $t $d startup_stm32l071xx.s STACK RESET .text ..\Core\Src\main.c ../Core/Src/main.c i.Battery_Poll i.HAL_LPTIM_CompareMatchCallback i.IdleTask i.MX_ADC_Init MX_ADC_Init i.MX_GPIO_Init MX_GPIO_Init i.MX_Init i.MX_LPUART1_UART_Init MX_LPUART1_UART_Init i.MX_SPI1_Init MX_SPI1_Init i.MX_TIM21_Init MX_TIM21_Init i.MX_USART1_UART_Init MX_USART1_UART_Init i.MX_USART2_UART_Init MX_USART2_UART_Init i.Program_Init i.SystemClock_Config i.Time_to_restart_Poll i.Uwb_Poll i.main .bss .data ..\Core\Src\stm32l0xx_it.c ../Core/Src/stm32l0xx_it.c i.EXTI0_1_IRQHandler i.EXTI4_15_IRQHandler i.HardFault_Handler i.LPTIM1_IRQHandler i.LPUART1_IRQHandler i.NMI_Handler i.PendSV_Handler i.SVC_Handler i.SysTick_Handler i.USART1_IRQHandler i.USART2_IRQHandler ..\Core\Src\stm32l0xx_hal_msp.c ../Core/Src/stm32l0xx_hal_msp.c i.HAL_ADC_MspDeInit i.HAL_ADC_MspInit i.HAL_LPTIM_MspInit i.HAL_MspInit i.HAL_SPI_MspDeInit i.HAL_SPI_MspInit i.HAL_TIM_Base_MspDeInit i.HAL_TIM_Base_MspInit i.HAL_TIM_MspPostInit i.HAL_UART_MspDeInit i.HAL_UART_MspInit ..\\APL\\APL.c ..\APL\APL.c i.APL_Init i.APL_Poll i.GPSEventCallback GPSEventCallback i.HAL_GPIO_EXTI_Callback i.PowerDownDetect i.lora_sendfinalbag_Poll ..\\APL\\Shell.c ..\APL\Shell.c i.Shell_BeepOff Shell_BeepOff i.Shell_BeepOn Shell_BeepOn i.Shell_DebugOff Shell_DebugOff i.Shell_DebugOn Shell_DebugOn i.Shell_GpsOff Shell_GpsOff i.Shell_GpsOn Shell_GpsOn i.Shell_Info Shell_Info i.Shell_Init i.Shell_RTCGet Shell_RTCGet i.Shell_RTCSet Shell_RTCSet i.Shell_Reboot Shell_Reboot i.Shell_SetADC Shell_SetADC i.Shell_SetContrast Shell_SetContrast i.Shell_SetDevID Shell_SetDevID i.Shell_SetIP Shell_SetIP i.Shell_SetWIFI Shell_SetWIFI i.Shell_Sleep Shell_Sleep i.Shell_Test Shell_Test .constdata l_astShellCmdList .conststring ..\\APL\\global_param.c ..\APL\global_param.c i.parameter_check i.parameter_init i.save_com_map_to_flash ..\\APL\\dw_app.c ..\APL\dw_app.c i.Checksum_u16 i.Dw1000_Init i.Tag_App frame_seq_nb ..\\APL\\serial_at_cmd_app.c ..\APL\serial_at_cmd_app.c i.DebugPoll i.SendComMap i.UsartParseDataHandler send_frame usart_receive_state pack_datalen pack_length pack_index pack_msgtype pack_cmd index ..\\APL\\ss_dw_tag_core.c ..\APL\ss_dw_tag_core.c i.CalculateDists i.DiscPoll2 i.Dw1000_App_Init i.FindNearBasePos i.GetNearMsg i.NearPoll i.Registor_Poll i.SetANCTimestap i.SwitchTagState i.__NVIC_SystemReset __NVIC_SystemReset i.get_rx_timestamp_u64 get_rx_timestamp_u64 i.get_tx_timestamp_u64 get_tx_timestamp_u64 tx_poll_msg tx_sync_msg tx_final_msg tx_resp_msg rx_buffer regpoll_count status_reg poll_tx_ts resp_rx_ts ..\\APL\\dw_sync.c ..\APL\dw_sync.c i.NextPollDelay i.NextSlotDelayMs i.SetLPTimer i.WaitUntilPollStart current_count ..\\FML\\Beep.c ..\FML\Beep.c i.Beep_Off i.Beep_On i.Beep_TimerRegister l_pstBeepTimer l_u32TimerChannel ..\FML\DBG.c i.DBG_Init i.DBG_SerialGetChar DBG_SerialGetChar i.DBG_SerialPrintf DBG_SerialPrintf i.DBG_SerialPutChar DBG_SerialPutChar i.DBG_SerialPutString DBG_SerialPutString i.HIDO_Debug i.HIDO_DebugString l_stSerialInput l_au8DBGUartRxBuf l_u8DBGFlag ..\\FML\\Battery.c ..\FML\Battery.c i.Battery_GetADC i.Battery_GetPercentage i.Battery_GetVoltage i.Battery_MearsDisable i.Battery_MearsEnable i.Battery_PinRegister i.Battery_VoltageConvert l_astBatteryPin ..\\FML\\GPS.c ..\FML\GPS.c i.GPS_Init i.GPS_IsIdle i.GPS_ParseGGA GPS_ParseGGA i.GPS_PinRegister i.GPS_Poll i.GPS_PowerOff i.GPS_PowerOn i.GPS_RecvFsm GPS_RecvFsm i.GPS_SetEventCallback l_au8GPSUartRxBuf l_au8GPSUartTxBuf l_astGPSPin l_stGPSRecv l_bIsPowerOn gpsledstate l_fnGPSEventCallback ..\\FML\\Power.c ..\FML\Power.c i.Power_GPS_LoraOff i.Power_GPS_LoraOn i.Power_PinRegister i.Power_Sleep l_astPowerPin ..\\FML\\lora.c ..\FML\lora.c i.Lora_CmdTimeout Lora_CmdTimeout i.Lora_Fsm i.Lora_Init i.Lora_IsIdle i.Lora_PinRegister i.Lora_Poll i.Lora_RecvByte Lora_RecvByte i.Lora_ResetH i.Lora_Run i.Lora_SendCmd Lora_SendCmd i.Lora_SendData i.Lora_Sleep i.Lora_WakeUp l_astLoraPin l_au8LoraUartRxBuf l_au8LoraUartTxBuf l_au8LoraRecvBuff l_eRecvState l_eLoraCmd l_u32LoraTimerID l_u32LoraRecvLen l_apcLoraCmd ..\\HAL\\ADC.c ..\HAL\ADC.c ..\\HAL\\BSP.c ..\HAL\BSP.c i.BSP_Init i.BSP_ResourceInit BSP_ResourceInit i.HAL_UART_ErrorCallback i.HAL_UART_RxCpltCallback i.HAL_UART_TxCpltCallback ..\\HAL\\GPIO.c ..\HAL\GPIO.c ..\\HAL\\Reboot.c ..\HAL\Reboot.c i.Reboot i.Reboot_TimerCallback Reboot_TimerCallback l_u32RebootTimerID ..\\HAL\\SPI.c ..\HAL\SPI.c i.Spi_ChangePrescaler i.readfromspi i.writetospi ..\\HAL\\UART.c ..\HAL\UART.c i.Uart_GetChar i.Uart_Init i.Uart_RXDMAEnable Uart_RXDMAEnable i.Uart_RXINTEnable Uart_RXINTEnable i.Uart_ReInit i.Uart_Register i.Uart_RxErrorFromISR i.Uart_RxOverFromISR i.Uart_Send i.Uart_TxOverFromISR l_astUartInfo ..\\HAL\\Flash.c ..\HAL\Flash.c i.FLASH_Prepare i.FLASH_Read i.FLASH_Write i.STMFLASH_ReadHalfWord ..\ExternalDevices\dps310.c i.__ARM_common_switch8 ..\\ExternalDevices\\dps368_test.c ..\ExternalDevices\dps368_test.c ..\\ExternalDevices\\lis3dh_driver.c ..\ExternalDevices\lis3dh_driver.c i.Accelerometer_Init i.IIC2_Ack i.IIC2_NAck i.IIC2_Read_Byte i.IIC2_Send_Byte i.IIC2_Start i.IIC2_Stop i.IIC2_Wait_Ack i.LIS3DH_Data_Init i.LIS3DH_GetWHO_AM_I i.LIS3DH_ReadOneByte i.LIS3DH_ReadReg i.LIS3DH_WriteOneByte i.LIS3DH_WriteReg i.delay_us i.mir3da_ReadOneByte i.mir3da_WriteOneByte i.mir3da_init i.mir3da_register_mask_write i.mir3da_register_write i.mir3da_set_active_interrupt_enable i.mir3da_set_enable i.mir3da_set_step_counter_open ODR_old_value lisidtemp ..\\ExternalDevices\\WS2812.c ..\ExternalDevices\WS2812.c i.RGB_Rst i.RGB_Set i.RGB_Set_BLUE i.RGB_Set_Down i.RGB_Set_GREEN i.RGB_Set_LEDOFF i.RGB_Set_RED i.RGB_Set_Up i.RGB_Set_WHITE i.Set4LEDColor i.Set4LEDColor_Off i.w28delay ..\\decadriver\\deca_device.c ..\decadriver\deca_device.c i._dwt_aonarrayupload i._dwt_configlde i._dwt_enableclocks i._dwt_loaducodefromrom i._dwt_otpread i.dwt_configure i.dwt_configuresleep i.dwt_entersleep i.dwt_entersleepaftertx i.dwt_forcetrxoff i.dwt_initialise i.dwt_read16bitoffsetreg i.dwt_read32bitoffsetreg i.dwt_readcarrierintegrator i.dwt_readdevid i.dwt_readfromdevice i.dwt_readrxdata i.dwt_readrxtimestamp i.dwt_readtxtimestamp i.dwt_rxenable i.dwt_setrxaftertxdelay i.dwt_setrxantennadelay i.dwt_setrxtimeout i.dwt_settxantennadelay i.dwt_starttx i.dwt_syncrxbufptrs i.dwt_write16bitoffsetreg i.dwt_write32bitoffsetreg i.dwt_writetodevice i.dwt_writetxdata i.dwt_writetxfctrl i.dwt_xtaltrim dw1000local ..\decadriver\deca_params_init.c ..\decadriver\deca_range_tables.c ..\\decadriver\\dw_driver.c ..\decadriver\dw_driver.c i.Reset_DW1000 i.delay_ms ..\Drivers\STM32L0xx_HAL_Driver\Src\stm32l0xx_hal_adc.c ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_adc.c i.ADC_ConversionStop ADC_ConversionStop i.ADC_DelayMicroSecond ADC_DelayMicroSecond i.ADC_Disable ADC_Disable i.ADC_Enable ADC_Enable i.HAL_ADC_ConfigChannel i.HAL_ADC_DeInit i.HAL_ADC_GetValue i.HAL_ADC_Init i.HAL_ADC_PollForConversion i.HAL_ADC_Start i.HAL_ADC_Stop ..\Drivers\STM32L0xx_HAL_Driver\Src\stm32l0xx_hal_adc_ex.c ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_adc_ex.c ..\Drivers\STM32L0xx_HAL_Driver\Src\stm32l0xx_hal.c ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal.c i.HAL_Delay i.HAL_GetTick i.HAL_IncTick i.HAL_Init i.HAL_InitTick i.HAL_ResumeTick i.HAL_SuspendTick ..\Drivers\STM32L0xx_HAL_Driver\Src\stm32l0xx_hal_i2c.c ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_i2c.c ..\Drivers\STM32L0xx_HAL_Driver\Src\stm32l0xx_hal_i2c_ex.c ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_i2c_ex.c i.HAL_I2CEx_EnableFastModePlus ..\Drivers\STM32L0xx_HAL_Driver\Src\stm32l0xx_hal_rcc.c ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c i.HAL_RCC_ClockConfig i.HAL_RCC_GetHCLKFreq i.HAL_RCC_GetPCLK1Freq i.HAL_RCC_GetPCLK2Freq i.HAL_RCC_GetSysClockFreq i.HAL_RCC_OscConfig i.__ARM_common_ll_muluu ..\Drivers\STM32L0xx_HAL_Driver\Src\stm32l0xx_hal_rcc_ex.c ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c i.HAL_RCCEx_PeriphCLKConfig ..\Drivers\STM32L0xx_HAL_Driver\Src\stm32l0xx_hal_flash_ramfunc.c ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_flash_ramfunc.c ..\Drivers\STM32L0xx_HAL_Driver\Src\stm32l0xx_hal_flash.c ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_flash.c i.FLASH_SetErrorCode FLASH_SetErrorCode i.FLASH_WaitForLastOperation i.HAL_FLASH_Lock i.HAL_FLASH_Program i.HAL_FLASH_Unlock ..\Drivers\STM32L0xx_HAL_Driver\Src\stm32l0xx_hal_flash_ex.c ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_flash_ex.c i.FLASH_PageErase i.HAL_FLASHEx_Erase ..\Drivers\STM32L0xx_HAL_Driver\Src\stm32l0xx_hal_gpio.c ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_gpio.c i.HAL_GPIO_DeInit i.HAL_GPIO_EXTI_IRQHandler i.HAL_GPIO_Init i.HAL_GPIO_ReadPin i.HAL_GPIO_WritePin ..\Drivers\STM32L0xx_HAL_Driver\Src\stm32l0xx_hal_dma.c ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_dma.c i.DMA_SetConfig DMA_SetConfig i.HAL_DMA_Abort i.HAL_DMA_Abort_IT i.HAL_DMA_Start_IT ..\Drivers\STM32L0xx_HAL_Driver\Src\stm32l0xx_hal_pwr.c ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_pwr.c i.HAL_PWR_EnableBkUpAccess i.HAL_PWR_EnterSTOPMode ..\Drivers\STM32L0xx_HAL_Driver\Src\stm32l0xx_hal_pwr_ex.c ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_pwr_ex.c ..\Drivers\STM32L0xx_HAL_Driver\Src\stm32l0xx_hal_cortex.c ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_cortex.c i.HAL_NVIC_DisableIRQ i.HAL_NVIC_EnableIRQ i.HAL_NVIC_SetPriority i.HAL_SYSTICK_Config ..\Drivers\STM32L0xx_HAL_Driver\Src\stm32l0xx_hal_exti.c ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_exti.c ..\Drivers\STM32L0xx_HAL_Driver\Src\stm32l0xx_hal_lptim.c ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_lptim.c i.HAL_LPTIM_AutoReloadMatchCallback i.HAL_LPTIM_AutoReloadWriteCallback i.HAL_LPTIM_CompareWriteCallback i.HAL_LPTIM_DirectionDownCallback i.HAL_LPTIM_DirectionUpCallback i.HAL_LPTIM_GetState i.HAL_LPTIM_IRQHandler i.HAL_LPTIM_Init i.HAL_LPTIM_ReadCounter i.HAL_LPTIM_TimeOut_Start_IT i.HAL_LPTIM_TriggerCallback i.LPTIM_Disable i.LPTIM_WaitForFlag LPTIM_WaitForFlag ..\Drivers\STM32L0xx_HAL_Driver\Src\stm32l0xx_hal_uart.c ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.c i.HAL_UARTEx_RxEventCallback i.HAL_UART_DeInit i.HAL_UART_IRQHandler i.HAL_UART_Init i.HAL_UART_Receive_DMA i.HAL_UART_Receive_IT i.HAL_UART_RxHalfCpltCallback i.HAL_UART_Transmit i.HAL_UART_Transmit_DMA i.HAL_UART_Transmit_IT i.HAL_UART_TxHalfCpltCallback i.UART_AdvFeatureConfig i.UART_CheckIdleState i.UART_DMAAbortOnError UART_DMAAbortOnError i.UART_DMAError UART_DMAError i.UART_DMAReceiveCplt UART_DMAReceiveCplt i.UART_DMARxHalfCplt UART_DMARxHalfCplt i.UART_DMATransmitCplt UART_DMATransmitCplt i.UART_DMATxHalfCplt UART_DMATxHalfCplt i.UART_EndRxTransfer UART_EndRxTransfer i.UART_EndTransmit_IT UART_EndTransmit_IT i.UART_EndTxTransfer UART_EndTxTransfer i.UART_RxISR_16BIT UART_RxISR_16BIT i.UART_RxISR_8BIT UART_RxISR_8BIT i.UART_SetConfig i.UART_Start_Receive_DMA i.UART_Start_Receive_IT i.UART_TxISR_16BIT UART_TxISR_16BIT i.UART_TxISR_8BIT UART_TxISR_8BIT i.UART_WaitOnFlagUntilTimeout ..\Drivers\STM32L0xx_HAL_Driver\Src\stm32l0xx_hal_uart_ex.c ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart_ex.c i.HAL_UARTEx_WakeupCallback ..\Drivers\STM32L0xx_HAL_Driver\Src\stm32l0xx_hal_spi.c ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_spi.c i.HAL_SPI_DeInit i.HAL_SPI_Init ..\Drivers\STM32L0xx_HAL_Driver\Src\stm32l0xx_hal_tim.c ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_tim.c i.HAL_TIM_Base_DeInit i.HAL_TIM_Base_Init i.HAL_TIM_Base_Start_IT i.HAL_TIM_Base_Stop_IT i.HAL_TIM_ConfigClockSource i.HAL_TIM_PWM_ConfigChannel i.HAL_TIM_PWM_Init i.HAL_TIM_PWM_MspInit i.HAL_TIM_PWM_Start i.HAL_TIM_PWM_Stop i.TIM_Base_SetConfig TIM_Base_SetConfig i.TIM_CCxChannelCmd TIM_CCxChannelCmd i.TIM_ETR_SetConfig TIM_ETR_SetConfig i.TIM_ITRx_SetConfig TIM_ITRx_SetConfig i.TIM_OC1_SetConfig TIM_OC1_SetConfig i.TIM_OC2_SetConfig TIM_OC2_SetConfig i.TIM_OC3_SetConfig TIM_OC3_SetConfig i.TIM_OC4_SetConfig TIM_OC4_SetConfig i.TIM_TI1_ConfigInputStage TIM_TI1_ConfigInputStage i.TIM_TI2_ConfigInputStage TIM_TI2_ConfigInputStage ..\Drivers\STM32L0xx_HAL_Driver\Src\stm32l0xx_hal_tim_ex.c ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_tim_ex.c i.HAL_TIMEx_MasterConfigSynchronization ..\Core\Src\system_stm32l0xx.c ../Core/Src/system_stm32l0xx.c i.SystemInit ..\\Middlewares\\HIDOLibrary\\Util\\HIDO_Lock.c ..\Middlewares\HIDOLibrary\Util\HIDO_Lock.c i.HIDO_Lock i.HIDO_UnLock l_u32LockNesting ..\Middlewares\HIDOLibrary\Util\HIDO_Timer.c i.HIDO_TimerCancel i.HIDO_TimerCreate i.HIDO_TimerPoll i.HIDO_TimerStart i.HIDO_TimerTick l_stTimerList ..\Middlewares\HIDOLibrary\Util\HIDO_Util.c i.HIDO_UtilBzero i.HIDO_UtilCharToHex i.HIDO_UtilHexStrBufToInt i.HIDO_UtilParseFormat i.HIDO_UtilSnprintf i.HIDO_UtilStrStr ..\Middlewares\HIDOLibrary\Queue\HIDO_ArraryQueue.c i.HIDO_ArraryQueueIn i.HIDO_ArraryQueueInit i.HIDO_ArraryQueueIsEmpty i.HIDO_ArraryQueueIsFull i.HIDO_ArraryQueueOut ..\Middlewares\HIDOLibrary\Queue\HIDO_VLQueue.c i.HIDO_VLQDequeue i.HIDO_VLQEnqueue i.HIDO_VLQGetDequeueMember i.HIDO_VLQGetEnqueueMember i.HIDO_VLQInit ..\Middlewares\HIDOLibrary\Debug\HIDO_Input.c i.HIDO_InputRegister l_pstInputList ..\Middlewares\HIDOLibrary\Debug\HIDO_Shell.c i.HIDO_ShellClear HIDO_ShellClear i.HIDO_ShellCmdRegister i.HIDO_ShellGetCmdCount i.HIDO_ShellGetInput i.HIDO_ShellLs HIDO_ShellLs l_pstShellInput l_u32ShellCmdCount ..\Middlewares\HIDOLibrary\ATLiteCore\HIDO_ATLite.c i.HIDO_ATLiteDebugOff i.HIDO_ATLiteDebugOn l_pstDeviceList l_bATDebugFlag ..\Middlewares\HIDOLibrary\Util\HIDO_FSM.c ..\Middlewares\HIDOLibrary\Queue\HIDO_BaseQueue.c i.HIDO_BaseQueueDequeue i.HIDO_BaseQueueEnqueue i.HIDO_BaseQueueGetContinuousSize i.HIDO_BaseQueueGetFront i.HIDO_BaseQueueGetRear i.HIDO_BaseQueueInit i.HIDO_BaseQueueIsEmpty i.HIDO_BaseQueueIsFull ..\Middlewares\HIDOLibrary\ATLiteCore\HIDO_ATLiteParse.c ../mathlib/asin.c ../mathlib/ceil.c i.ceil ../mathlib/pow.c ../mathlib/sqrt.c ../clib/microlib/init/entry.s .ARM.Collect$$$$00000000 dc.s ../clib/microlib/division.c ../clib/microlib/string/memcpy.c ../clib/microlib/string/memset.c ../clib/microlib/string/strcat.c ../clib/microlib/string/strstr.c ../clib/microlib/string/strchr.c ../clib/microlib/string/strlen.c ../clib/microlib/string/strcmp.c ../clib/microlib/string/memcmp.c ../clib/microlib/string/strcpy.c ../clib/microlib/string/strncmp.c ../clib/microlib/printf/printf.c i.__0printf i.__0vsnprintf i._fp_digits _fp_digits i._printf_core _printf_core i._printf_post_padding _printf_post_padding i._printf_pre_padding _printf_pre_padding i._snputc _snputc ../clib/microlib/printf/stubs.s ../clib/microlib/malloc/malloc.c ../clib/scanf.c ../fplib/microlib/fpadd.c ../fplib/microlib/fpmul.c ../fplib/microlib/fpdiv.c ../fplib/microlib/fpscalb.c ../fplib/microlib/fpflt.c ../fplib/microlib/fpfix.c ../fplib/microlib/f2d.c cdcmple.s cdrcmple.s ../fplib/microlib/d2f.c cfrcmple.s ../mathlib/dunder.c ../mathlib/fpclassify.c ../mathlib/poly.c ../mathlib/qnan.c .ARM.Collect$$$$00000001 .ARM.Collect$$$$00002712 __lit__00000000 .ARM.Collect$$$$00000004 .ARM.Collect$$$$00000008 .ARM.Collect$$$$0000000A .ARM.Collect$$$$0000000B .ARM.Collect$$$$0000000D .ARM.Collect$$$$0000000F ../clib/microlib/stdio/fputc.c i.fputc ../clib/microlib/stdio/streams.c ../clib/microlib/longlong.c ../clib/microlib/malloc/mvars.c ../clib/microlib/errno.c i.__aeabi_errno_addr _errno ../clib/microlib/stubs.s ../fplib/microlib/fpepilogue.c i.__ARM_clz ../fplib/microlib/fpsqrt.c init.s ../clib/microlib/stdio/semi.s ../clib/microlib/ctype/ctype.c table handlers.s i.__scatterload_copy i.__scatterload_null i.__scatterload_zeroinit ../clib/../cmprslib/zerorunl2.c BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$~SHL$OTIME$ROPI$IEEEX$EBA8$MICROLIB$REQ8$PRES8$EABIv2 __ARM_use_no_argv _printf_a _printf_c _printf_charcount _printf_d _printf_e _printf_f _printf_flags _printf_fp_dec _printf_fp_hex _printf_g _printf_i _printf_int_dec _printf_l _printf_lc _printf_ll _printf_lld _printf_lli _printf_llo _printf_llu _printf_llx _printf_longlong_dec _printf_longlong_hex _printf_longlong_oct _printf_ls _printf_mbtowc _printf_n _printf_o _printf_p _printf_percent _printf_return_value _printf_s _printf_sizespec _printf_str _printf_truncate_signed _printf_truncate_unsigned _printf_u _printf_wc _printf_wctomb _printf_widthprec _printf_x __Vectors_Size __Vectors __Vectors_End __main _main_stk _main_scatterload __main_after_scatterload _main_clock _main_cpp_init _main_init __rt_final_cpp __rt_final_exit Reset_Handler ADC1_COMP_IRQHandler DMA1_Channel1_IRQHandler DMA1_Channel2_3_IRQHandler DMA1_Channel4_5_6_7_IRQHandler EXTI2_3_IRQHandler FLASH_IRQHandler I2C1_IRQHandler I2C2_IRQHandler I2C3_IRQHandler PVD_IRQHandler RCC_IRQHandler RTC_IRQHandler SPI1_IRQHandler SPI2_IRQHandler TIM21_IRQHandler TIM22_IRQHandler TIM2_IRQHandler TIM3_IRQHandler TIM6_IRQHandler TIM7_IRQHandler USART4_5_IRQHandler WWDG_IRQHandler __aeabi_uidiv __aeabi_uidivmod __aeabi_uldivmod __aeabi_memcpy __aeabi_memcpy4 __aeabi_memcpy8 __aeabi_memset __aeabi_memset4 __aeabi_memset8 __aeabi_memclr __aeabi_memclr4 __aeabi_memclr8 _memset$wrapper strstr strlen memcmp atoi __aeabi_fadd __aeabi_fsub __aeabi_frsub __aeabi_fmul __aeabi_fdiv __ARM_scalbnf scalbnf __aeabi_dadd __aeabi_dsub __aeabi_drsub __aeabi_dmul __aeabi_ddiv __ARM_scalbn scalbn __aeabi_ui2f __aeabi_i2d __aeabi_ui2d __aeabi_f2uiz __aeabi_d2iz __aeabi_d2uiz __aeabi_f2d __aeabi_cdcmpeq __aeabi_cdcmple __aeabi_cdrcmple __aeabi_d2f __aeabi_llsl _ll_shift_l __aeabi_llsr _ll_ushift_r __aeabi_lasr _ll_sshift_r strtol __I$use$fp _float_round _float_epilogue _double_round _double_epilogue __aeabi_d2ulz __scatterload __scatterload_rt2 __rt_ctype_table __semihosting_library_function _strtoul __I$use$semihosting$fputc _chval __decompress __decompress1 APL_Init APL_Poll Accelerometer_Init BSP_Init Battery_GetADC Battery_GetPercentage Battery_GetVoltage Battery_MearsDisable Battery_MearsEnable Battery_PinRegister Battery_Poll Battery_VoltageConvert Beep_Off Beep_On Beep_TimerRegister CalculateDists Checksum_u16 DBG_Init DebugPoll DiscPoll2 Dw1000_App_Init Dw1000_Init EXTI0_1_IRQHandler EXTI4_15_IRQHandler FLASH_PageErase FLASH_Prepare FLASH_Read FLASH_WaitForLastOperation FLASH_Write FindNearBasePos GPS_Init GPS_IsIdle GPS_PinRegister GPS_Poll GPS_PowerOff GPS_PowerOn GPS_SetEventCallback GetNearMsg HAL_ADC_ConfigChannel HAL_ADC_DeInit HAL_ADC_GetValue HAL_ADC_Init HAL_ADC_MspDeInit HAL_ADC_MspInit HAL_ADC_PollForConversion HAL_ADC_Start HAL_ADC_Stop HAL_DMA_Abort HAL_DMA_Abort_IT HAL_DMA_Start_IT HAL_Delay HAL_FLASHEx_Erase HAL_FLASH_Lock HAL_FLASH_Program HAL_FLASH_Unlock HAL_GPIO_DeInit HAL_GPIO_EXTI_Callback HAL_GPIO_EXTI_IRQHandler HAL_GPIO_Init HAL_GPIO_ReadPin HAL_GPIO_WritePin HAL_GetTick HAL_I2CEx_EnableFastModePlus HAL_IncTick HAL_Init HAL_InitTick HAL_LPTIM_AutoReloadMatchCallback HAL_LPTIM_AutoReloadWriteCallback HAL_LPTIM_CompareMatchCallback HAL_LPTIM_CompareWriteCallback HAL_LPTIM_DirectionDownCallback HAL_LPTIM_DirectionUpCallback HAL_LPTIM_GetState HAL_LPTIM_IRQHandler HAL_LPTIM_Init HAL_LPTIM_MspInit HAL_LPTIM_ReadCounter HAL_LPTIM_TimeOut_Start_IT HAL_LPTIM_TriggerCallback HAL_MspInit HAL_NVIC_DisableIRQ HAL_NVIC_EnableIRQ HAL_NVIC_SetPriority HAL_PWR_EnableBkUpAccess HAL_PWR_EnterSTOPMode HAL_RCCEx_PeriphCLKConfig HAL_RCC_ClockConfig HAL_RCC_GetHCLKFreq HAL_RCC_GetPCLK1Freq HAL_RCC_GetPCLK2Freq HAL_RCC_GetSysClockFreq HAL_RCC_OscConfig HAL_ResumeTick HAL_SPI_DeInit HAL_SPI_Init HAL_SPI_MspDeInit HAL_SPI_MspInit HAL_SYSTICK_Config HAL_SuspendTick HAL_TIMEx_MasterConfigSynchronization HAL_TIM_Base_DeInit HAL_TIM_Base_Init HAL_TIM_Base_MspDeInit HAL_TIM_Base_MspInit HAL_TIM_Base_Start_IT HAL_TIM_Base_Stop_IT HAL_TIM_ConfigClockSource HAL_TIM_MspPostInit HAL_TIM_PWM_ConfigChannel HAL_TIM_PWM_Init HAL_TIM_PWM_MspInit HAL_TIM_PWM_Start HAL_TIM_PWM_Stop HAL_UARTEx_RxEventCallback HAL_UARTEx_WakeupCallback HAL_UART_DeInit HAL_UART_ErrorCallback HAL_UART_IRQHandler HAL_UART_Init HAL_UART_MspDeInit HAL_UART_MspInit HAL_UART_Receive_DMA HAL_UART_Receive_IT HAL_UART_RxCpltCallback HAL_UART_RxHalfCpltCallback HAL_UART_Transmit HAL_UART_Transmit_DMA HAL_UART_Transmit_IT HAL_UART_TxCpltCallback HAL_UART_TxHalfCpltCallback HIDO_ATLiteDebugOff HIDO_ATLiteDebugOn HIDO_ArraryQueueIn HIDO_ArraryQueueInit HIDO_ArraryQueueIsEmpty HIDO_ArraryQueueIsFull HIDO_ArraryQueueOut HIDO_BaseQueueDequeue HIDO_BaseQueueEnqueue HIDO_BaseQueueGetContinuousSize HIDO_BaseQueueGetFront HIDO_BaseQueueGetRear HIDO_BaseQueueInit HIDO_BaseQueueIsEmpty HIDO_BaseQueueIsFull HIDO_Debug HIDO_DebugString HIDO_InputRegister HIDO_Lock HIDO_ShellCmdRegister HIDO_ShellGetCmdCount HIDO_ShellGetInput HIDO_TimerCancel HIDO_TimerCreate HIDO_TimerPoll HIDO_TimerStart HIDO_TimerTick HIDO_UnLock HIDO_UtilBzero HIDO_UtilCharToHex HIDO_UtilHexStrBufToInt HIDO_UtilParseFormat HIDO_UtilSnprintf HIDO_UtilStrStr HIDO_VLQDequeue HIDO_VLQEnqueue HIDO_VLQGetDequeueMember HIDO_VLQGetEnqueueMember HIDO_VLQInit HardFault_Handler IIC2_Ack IIC2_NAck IIC2_Read_Byte IIC2_Send_Byte IIC2_Start IIC2_Stop IIC2_Wait_Ack IdleTask LIS3DH_Data_Init LIS3DH_GetWHO_AM_I LIS3DH_ReadOneByte LIS3DH_ReadReg LIS3DH_WriteOneByte LIS3DH_WriteReg LPTIM1_IRQHandler LPTIM_Disable LPUART1_IRQHandler Lora_Fsm Lora_Init Lora_IsIdle Lora_PinRegister Lora_Poll Lora_ResetH Lora_Run Lora_SendData Lora_Sleep Lora_WakeUp MX_Init NMI_Handler NearPoll NextPollDelay NextSlotDelayMs PendSV_Handler PowerDownDetect Power_GPS_LoraOff Power_GPS_LoraOn Power_PinRegister Power_Sleep Program_Init RGB_Rst RGB_Set RGB_Set_BLUE RGB_Set_Down RGB_Set_GREEN RGB_Set_LEDOFF RGB_Set_RED RGB_Set_Up RGB_Set_WHITE Reboot Registor_Poll Reset_DW1000 STMFLASH_ReadHalfWord SVC_Handler SendComMap Set4LEDColor Set4LEDColor_Off SetANCTimestap SetLPTimer Shell_Init Spi_ChangePrescaler SwitchTagState SysTick_Handler SystemClock_Config SystemInit Tag_App Time_to_restart_Poll UART_AdvFeatureConfig UART_CheckIdleState UART_SetConfig UART_Start_Receive_DMA UART_Start_Receive_IT UART_WaitOnFlagUntilTimeout USART1_IRQHandler USART2_IRQHandler Uart_GetChar Uart_Init Uart_ReInit Uart_Register Uart_RxErrorFromISR Uart_RxOverFromISR Uart_Send Uart_TxOverFromISR UsartParseDataHandler Uwb_Poll WaitUntilPollStart __0printf __1printf __2printf __c89printf printf __0vsnprintf __1vsnprintf __2vsnprintf __c89vsnprintf vsnprintf __ARM_clz __ARM_common_ll_muluu __ARM_common_switch8 __aeabi_errno_addr __rt_errno_addr __scatterload_copy __scatterload_null __scatterload_zeroinit _dwt_aonarrayupload _dwt_configlde _dwt_enableclocks _dwt_loaducodefromrom _dwt_otpread ceil delay_ms delay_us dwt_configure dwt_configuresleep dwt_entersleep dwt_entersleepaftertx dwt_forcetrxoff dwt_initialise dwt_read16bitoffsetreg dwt_read32bitoffsetreg dwt_readcarrierintegrator dwt_readdevid dwt_readfromdevice dwt_readrxdata dwt_readrxtimestamp dwt_readtxtimestamp dwt_rxenable dwt_setrxaftertxdelay dwt_setrxantennadelay dwt_setrxtimeout dwt_settxantennadelay dwt_starttx dwt_syncrxbufptrs dwt_write16bitoffsetreg dwt_write32bitoffsetreg dwt_writetodevice dwt_writetxdata dwt_writetxfctrl dwt_xtaltrim fputc lora_sendfinalbag_Poll main mir3da_ReadOneByte mir3da_WriteOneByte mir3da_init mir3da_register_mask_write mir3da_register_write mir3da_set_active_interrupt_enable mir3da_set_enable mir3da_set_step_counter_open parameter_check parameter_init readfromspi save_com_map_to_flash w28delay writetospi chan_idx tx_config agc_config sftsh dtune1 digital_bb_config lde_replicaCoeff AHBPrescTable PLLMulTable APBPrescTable __ctype_table Region$$Table$$Base Region$$Table$$Limit uwb_active_flag active_flag GPS_ON_flag nomovesleep_time interval hardware_version hardware_pici hardware_type uwb_work_num uwb_timer battery_timer uwbled gpsled loraled powerled lp_time nomove_time nomove_flag led_timer bat_percent l_bIsVibration lora_sendfinalbag_flag lora_sendfinal_rx_bag_flag fangchai_flag l_eGPSState lora_sendfinalbag_num uwbqiehuangps_flag GPSDateTime lora_sendfinalbag_time l_stDISPIN l_stTypeCPIN userkey_state lora_sendfinal_rx_time dev_id sync_timer group_id tyncpoll_time slottime max_slotpos slot_startcount tag_frequency lastpoll_time motor_keeptime imu_enable motor_enable current_slotnum slotpos_intoatl bigslot_num intheight error_times id config tag_state tag_succ_times recbase_num mainbase_lost_count nearbase_num stationary_flag changemainbase_count youxiao_ceju trygetnearmsg_times try_reg_times flag_finalsend flag_getresponse flag_rxon next_nearbase_num para_update para_len motor_state rec_remotepara_state gotosleep_flag outrange_times motor_flag get_newdist checksum tmp_time tagslotpos mainbase_id start_count end_count rec_maxrangelen temp_dist mainbase_dist base_mindist ancsync_time rec_tagpos_binary frame_len salvebase_mindist test2 clockOffsetRatio distance rtd_init rtd_resp tof pd_i target_offsettime poll_offsettime waketopolltimeus clockoffset lpcount poll_startcount last_lpcount temptime delaytime expect_anctime error_time GPS_final_changdu lora_rxbufnum i2c_addr lisid offset_x offset_y offset_z f_step bu lis2dhdata module_power power_temp power_input pll2_config rx_config dwnsSFDlen uwTickFreq uwTickPrio uwTick SystemCoreClock g_u32TimerTick g_u64TimerTick __stdout hadc hlptim1 hlpuart1 huart1 huart2 hspi1 htim21 g_com_map mUsartReceivePack tx_near_msg usart_send nearbaseid_list0 nearbaseid_list nearbaseid_list2 nearbase_switchdistlist nearbase_distlist exsistbase_list rec_remotepara rec_anc_signalpower anc_pollrx anc_resptx tag_resprx anc_clockoffset anc_distoffset GPS_final_data _pcData_final lora_rxbuf pFlash __initial_sp @ARM Component: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed] ArmLink --strict --library_type=microlib --callgraph --load_addr_map_info --map --symbols --xref --diag_suppress=9931 --cpu=Cortex-M0+ --list=L071.map --output=L071\L071.axf --scatter=L071\L071.sct --info=summarysizes,sizes,totals,unused,veneers
|
C:\Keil_v5\ARM\ARMCC\Bin\..\lib\armlib\h_p.l C:\Keil_v5\ARM\ARMCC\Bin\..\lib\armlib\m_ps.l C:\Keil_v5\ARM\ARMCC\Bin\..\lib\armlib\mc_p.l C:\Keil_v5\ARM\ARMCC\Bin\..\lib\armlib\mf_p.l C:\Keil_v5\ARM\ARMCC\Bin\..\lib\armlib\vfpsupport.l Input Comments: startup_stm32l071xx.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec] ArmAsm --debug --xref --diag_suppress=9931 --cpu=Cortex-M0+ --apcs=interwork --depend=l071\startup_stm32l071xx.d -I.\RTE\_L071 -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Dr main.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed] armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M0+ --fpu=SoftVFP --output=l071\main.o --vfemode=force
|
Input Comments: p191b4-3 Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec] armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M0+ --fpu=SoftVFP --apcs=/interwork/interwork --no_divide main.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] ArmCC --c99 --split_sections --debug -c -ol071\main.o --depend=l071\main.d --cpu=Cortex-M0+ --apcs=interwork -O3 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../APL -I../FML -I../HAL -I../Middlewares/HIDOLibrary/Include -I../decadriver -I../ExternalDevices -I../algorithm -I.\RTE\_L071 -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx --omf_browse=l071\main.crf ../Core/Src/main.c stm32l0xx_it.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed] armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M0+ --fpu=SoftVFP --output=l071\stm32l0xx_it.o --vfemode=force
|
Input Comments: p1b0b4-3 Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec] armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M0+ --fpu=SoftVFP --apcs=/interwork/interwork --no_divide stm32l0xx_it.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] ArmCC --c99 --split_sections --debug -c -ol071\stm32l0xx_it.o --depend=l071\stm32l0xx_it.d --cpu=Cortex-M0+ --apcs=interwork -O3 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../APL -I../FML -I../HAL -I../Middlewares/HIDOLibrary/Include -I../decadriver -I../ExternalDevices -I../algorithm -I.\RTE\_L071 -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx --omf_browse=l071\stm32l0xx_it.crf ../Core/Src/stm32l0xx_it.c stm32l0xx_hal_msp.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed] armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M0+ --fpu=SoftVFP --output=l071\stm32l0xx_hal_msp.o --vfemode=force
|
Input Comments: p1afc0-3 Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec] armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M0+ --fpu=SoftVFP --apcs=/interwork/interwork --no_divide stm32l0xx_hal_msp.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] ArmCC --c99 --split_sections --debug -c -ol071\stm32l0xx_hal_msp.o --depend=l071\stm32l0xx_hal_msp.d --cpu=Cortex-M0+ --apcs=interwork -O3 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../APL -I../FML -I../HAL -I../Middlewares/HIDOLibrary/Include -I../decadriver -I../ExternalDevices -I../algorithm -I.\RTE\_L071 -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx --omf_browse=l071\stm32l0xx_hal_msp.crf ../Core/Src/stm32l0xx_hal_msp.c apl.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed] armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M0+ --fpu=SoftVFP --output=l071\apl.o --vfemode=force
|
Input Comments: p14290-3 Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec] armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M0+ --fpu=SoftVFP --apcs=/interwork/interwork --no_divide apl.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] ArmCC --c99 --split_sections --debug -c -ol071\apl.o --depend=l071\apl.d --cpu=Cortex-M0+ --apcs=interwork -O3 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../APL -I../FML -I../HAL -I../Middlewares/HIDOLibrary/Include -I../decadriver -I../ExternalDevices -I../algorithm -I.\RTE\_L071 -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx --omf_browse=l071\apl.crf ..\APL\APL.c shell.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed] armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M0+ --fpu=SoftVFP --output=l071\shell.o --vfemode=force
|
Input Comments: p184d4-3 Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec] armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M0+ --fpu=SoftVFP --apcs=/interwork/interwork --no_divide shell.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] ArmCC --c99 --split_sections --debug -c -ol071\shell.o --depend=l071\shell.d --cpu=Cortex-M0+ --apcs=interwork -O3 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../APL -I../FML -I../HAL -I../Middlewares/HIDOLibrary/Include -I../decadriver -I../ExternalDevices -I../algorithm -I.\RTE\_L071 -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx --omf_browse=l071\shell.crf ..\APL\Shell.c global_param.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed] armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M0+ --fpu=SoftVFP --output=l071\global_param.o --vfemode=force
|
Input Comments: p1bf5c-3 Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec] armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M0+ --fpu=SoftVFP --apcs=/interwork/interwork --no_divide global_param.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] ArmCC --c99 --split_sections --debug -c -ol071\global_param.o --depend=l071\global_param.d --cpu=Cortex-M0+ --apcs=interwork -O3 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../APL -I../FML -I../HAL -I../Middlewares/HIDOLibrary/Include -I../decadriver -I../ExternalDevices -I../algorithm -I.\RTE\_L071 -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx --omf_browse=l071\global_param.crf ..\APL\global_param.c dw_app.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed] armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M0+ --fpu=SoftVFP --output=l071\dw_app.o --vfemode=force
|
Input Comments: p12030-3 Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec] armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M0+ --fpu=SoftVFP --apcs=/interwork/interwork --no_divide dw_app.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] ArmCC --c99 --split_sections --debug -c -ol071\dw_app.o --depend=l071\dw_app.d --cpu=Cortex-M0+ --apcs=interwork -O3 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../APL -I../FML -I../HAL -I../Middlewares/HIDOLibrary/Include -I../decadriver -I../ExternalDevices -I../algorithm -I.\RTE\_L071 -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx --omf_browse=l071\dw_app.crf ..\APL\dw_app.c serial_at_cmd_app.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed] armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M0+ --fpu=SoftVFP --output=l071\serial_at_cmd_app.o --vfemode=force
|
Input Comments: p1c240-3 Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec] armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M0+ --fpu=SoftVFP --apcs=/interwork/interwork --no_divide serial_at_cmd_app.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] ArmCC --c99 --split_sections --debug -c -ol071\serial_at_cmd_app.o --depend=l071\serial_at_cmd_app.d --cpu=Cortex-M0+ --apcs=interwork -O3 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../APL -I../FML -I../HAL -I../Middlewares/HIDOLibrary/Include -I../decadriver -I../ExternalDevices -I../algorithm -I.\RTE\_L071 -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx --omf_browse=l071\serial_at_cmd_app.crf ..\APL\serial_at_cmd_app.c ss_dw_tag_core.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed] armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M0+ --fpu=SoftVFP --output=l071\ss_dw_tag_core.o --vfemode=force
|
Input Comments: p1c0e0-3 Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec] armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M0+ --fpu=SoftVFP --apcs=/interwork/interwork --no_divide ss_dw_tag_core.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] ArmCC --c99 --split_sections --debug -c -ol071\ss_dw_tag_core.o --depend=l071\ss_dw_tag_core.d --cpu=Cortex-M0+ --apcs=interwork -O3 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../APL -I../FML -I../HAL -I../Middlewares/HIDOLibrary/Include -I../decadriver -I../ExternalDevices -I../algorithm -I.\RTE\_L071 -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx --omf_browse=l071\ss_dw_tag_core.crf ..\APL\ss_dw_tag_core.c dw_sync.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed] armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M0+ --fpu=SoftVFP --output=l071\dw_sync.o --vfemode=force
|
Input Comments: p1c02c-3 Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec] armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M0+ --fpu=SoftVFP --apcs=/interwork/interwork --no_divide dw_sync.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] ArmCC --c99 --split_sections --debug -c -ol071\dw_sync.o --depend=l071\dw_sync.d --cpu=Cortex-M0+ --apcs=interwork -O3 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../APL -I../FML -I../HAL -I../Middlewares/HIDOLibrary/Include -I../decadriver -I../ExternalDevices -I../algorithm -I.\RTE\_L071 -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx --omf_browse=l071\dw_sync.crf ..\APL\dw_sync.c beep.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed] armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M0+ --fpu=SoftVFP --output=l071\beep.o --vfemode=force
|
Input Comments: p1bf00-3 Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec] armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M0+ --fpu=SoftVFP --apcs=/interwork/interwork --no_divide beep.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] ArmCC --c99 --split_sections --debug -c -ol071\beep.o --depend=l071\beep.d --cpu=Cortex-M0+ --apcs=interwork -O3 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../APL -I../FML -I../HAL -I../Middlewares/HIDOLibrary/Include -I../decadriver -I../ExternalDevices -I../algorithm -I.\RTE\_L071 -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx --omf_browse=l071\beep.crf ..\FML\Beep.c dbg.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] ArmCC --c99 --split_sections --debug -c -ol071\dbg.o --depend=l071\dbg.d --cpu=Cortex-M0+ --apcs=interwork -O3 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../APL -I../FML -I../HAL -I../Middlewares/HIDOLibrary/Include -I../decadriver -I../ExternalDevices -I../algorithm -I.\RTE\_L071 -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx --omf_browse=l071\dbg.crf ..\FML\DBG.c battery.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed] armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M0+ --fpu=SoftVFP --output=l071\battery.o --vfemode=force
|
Input Comments: p1bc48-3 Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec] armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M0+ --fpu=SoftVFP --apcs=/interwork/interwork --no_divide battery.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] ArmCC --c99 --split_sections --debug -c -ol071\battery.o --depend=l071\battery.d --cpu=Cortex-M0+ --apcs=interwork -O3 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../APL -I../FML -I../HAL -I../Middlewares/HIDOLibrary/Include -I../decadriver -I../ExternalDevices -I../algorithm -I.\RTE\_L071 -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx --omf_browse=l071\battery.crf ..\FML\Battery.c gps.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed] armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M0+ --fpu=SoftVFP --output=l071\gps.o --vfemode=force
|
Input Comments: p1b358-3 Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec] armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M0+ --fpu=SoftVFP --apcs=/interwork/interwork --no_divide gps.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] ArmCC --c99 --split_sections --debug -c -ol071\gps.o --depend=l071\gps.d --cpu=Cortex-M0+ --apcs=interwork -O3 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../APL -I../FML -I../HAL -I../Middlewares/HIDOLibrary/Include -I../decadriver -I../ExternalDevices -I../algorithm -I.\RTE\_L071 -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx --omf_browse=l071\gps.crf ..\FML\GPS.c power.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed] armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M0+ --fpu=SoftVFP --output=l071\power.o --vfemode=force
|
Input Comments: p1bce0-3 Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec] armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M0+ --fpu=SoftVFP --apcs=/interwork/interwork --no_divide power.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] ArmCC --c99 --split_sections --debug -c -ol071\power.o --depend=l071\power.d --cpu=Cortex-M0+ --apcs=interwork -O3 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../APL -I../FML -I../HAL -I../Middlewares/HIDOLibrary/Include -I../decadriver -I../ExternalDevices -I../algorithm -I.\RTE\_L071 -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx --omf_browse=l071\power.crf ..\FML\Power.c lora.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed] armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M0+ --fpu=SoftVFP --output=l071\lora.o --vfemode=force
|
Input Comments: p1bf04-3 Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec] armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M0+ --fpu=SoftVFP --apcs=/interwork/interwork --no_divide lora.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] ArmCC --c99 --split_sections --debug -c -ol071\lora.o --depend=l071\lora.d --cpu=Cortex-M0+ --apcs=interwork -O3 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../APL -I../FML -I../HAL -I../Middlewares/HIDOLibrary/Include -I../decadriver -I../ExternalDevices -I../algorithm -I.\RTE\_L071 -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx --omf_browse=l071\lora.crf ..\FML\lora.c adc.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed] armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M0+ --fpu=SoftVFP --output=l071\adc.o --vfemode=force
|
Input Comments: p1a378-3 Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec] armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M0+ --fpu=SoftVFP --apcs=/interwork/interwork --no_divide adc.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] ArmCC --c99 --split_sections --debug -c -ol071\adc.o --depend=l071\adc.d --cpu=Cortex-M0+ --apcs=interwork -O3 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../APL -I../FML -I../HAL -I../Middlewares/HIDOLibrary/Include -I../decadriver -I../ExternalDevices -I../algorithm -I.\RTE\_L071 -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx --omf_browse=l071\adc.crf ..\HAL\ADC.c bsp.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed] armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M0+ --fpu=SoftVFP --output=l071\bsp.o --vfemode=force
|
Input Comments: p1b418-3 Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec] armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M0+ --fpu=SoftVFP --apcs=/interwork/interwork --no_divide bsp.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] ArmCC --c99 --split_sections --debug -c -ol071\bsp.o --depend=l071\bsp.d --cpu=Cortex-M0+ --apcs=interwork -O3 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../APL -I../FML -I../HAL -I../Middlewares/HIDOLibrary/Include -I../decadriver -I../ExternalDevices -I../algorithm -I.\RTE\_L071 -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx --omf_browse=l071\bsp.crf ..\HAL\BSP.c gpio.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed] armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M0+ --fpu=SoftVFP --output=l071\gpio.o --vfemode=force
|
Input Comments: p11244-3 Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec] armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M0+ --fpu=SoftVFP --apcs=/interwork/interwork --no_divide gpio.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] ArmCC --c99 --split_sections --debug -c -ol071\gpio.o --depend=l071\gpio.d --cpu=Cortex-M0+ --apcs=interwork -O3 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../APL -I../FML -I../HAL -I../Middlewares/HIDOLibrary/Include -I../decadriver -I../ExternalDevices -I../algorithm -I.\RTE\_L071 -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx --omf_browse=l071\gpio.crf ..\HAL\GPIO.c reboot.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed] armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M0+ --fpu=SoftVFP --output=l071\reboot.o --vfemode=force
|
Input Comments: p1bc1c-3 Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec] armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M0+ --fpu=SoftVFP --apcs=/interwork/interwork --no_divide reboot.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] ArmCC --c99 --split_sections --debug -c -ol071\reboot.o --depend=l071\reboot.d --cpu=Cortex-M0+ --apcs=interwork -O3 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../APL -I../FML -I../HAL -I../Middlewares/HIDOLibrary/Include -I../decadriver -I../ExternalDevices -I../algorithm -I.\RTE\_L071 -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx --omf_browse=l071\reboot.crf ..\HAL\Reboot.c spi.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed] armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M0+ --fpu=SoftVFP --output=l071\spi.o --vfemode=force
|
Input Comments: p17f44-3 Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec] armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M0+ --fpu=SoftVFP --apcs=/interwork/interwork --no_divide spi.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] ArmCC --c99 --split_sections --debug -c -ol071\spi.o --depend=l071\spi.d --cpu=Cortex-M0+ --apcs=interwork -O3 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../APL -I../FML -I../HAL -I../Middlewares/HIDOLibrary/Include -I../decadriver -I../ExternalDevices -I../algorithm -I.\RTE\_L071 -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx --omf_browse=l071\spi.crf ..\HAL\SPI.c uart.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed] armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M0+ --fpu=SoftVFP --output=l071\uart.o --vfemode=force
|
Input Comments: p1bd40-3 Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec] armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M0+ --fpu=SoftVFP --apcs=/interwork/interwork --no_divide uart.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] ArmCC --c99 --split_sections --debug -c -ol071\uart.o --depend=l071\uart.d --cpu=Cortex-M0+ --apcs=interwork -O3 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../APL -I../FML -I../HAL -I../Middlewares/HIDOLibrary/Include -I../decadriver -I../ExternalDevices -I../algorithm -I.\RTE\_L071 -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx --omf_browse=l071\uart.crf ..\HAL\UART.c flash.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed] armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M0+ --fpu=SoftVFP --output=l071\flash.o --vfemode=force
|
Input Comments: p19348-3 Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec] armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M0+ --fpu=SoftVFP --apcs=/interwork/interwork --no_divide flash.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] ArmCC --c99 --split_sections --debug -c -ol071\flash.o --depend=l071\flash.d --cpu=Cortex-M0+ --apcs=interwork -O3 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../APL -I../FML -I../HAL -I../Middlewares/HIDOLibrary/Include -I../decadriver -I../ExternalDevices -I../algorithm -I.\RTE\_L071 -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx --omf_browse=l071\flash.crf ..\HAL\Flash.c dps310.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] ArmCC --c99 --split_sections --debug -c -ol071\dps310.o --depend=l071\dps310.d --cpu=Cortex-M0+ --apcs=interwork -O3 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../APL -I../FML -I../HAL -I../Middlewares/HIDOLibrary/Include -I../decadriver -I../ExternalDevices -I../algorithm -I.\RTE\_L071 -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx --omf_browse=l071\dps310.crf ..\ExternalDevices\dps310.c dps368_test.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed] armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M0+ --fpu=SoftVFP --output=l071\dps368_test.o --vfemode=force
|
Input Comments: p1c3e0-3 Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec] armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M0+ --fpu=SoftVFP --apcs=/interwork/interwork --no_divide dps368_test.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] ArmCC --c99 --split_sections --debug -c -ol071\dps368_test.o --depend=l071\dps368_test.d --cpu=Cortex-M0+ --apcs=interwork -O3 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../APL -I../FML -I../HAL -I../Middlewares/HIDOLibrary/Include -I../decadriver -I../ExternalDevices -I../algorithm -I.\RTE\_L071 -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx --omf_browse=l071\dps368_test.crf ..\ExternalDevices\dps368_test.c lis3dh_driver.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed] armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M0+ --fpu=SoftVFP --output=l071\lis3dh_driver.o --vfemode=force
|
Input Comments: p1b448-3 Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec] armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M0+ --fpu=SoftVFP --apcs=/interwork/interwork --no_divide lis3dh_driver.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] ArmCC --c99 --split_sections --debug -c -ol071\lis3dh_driver.o --depend=l071\lis3dh_driver.d --cpu=Cortex-M0+ --apcs=interwork -O3 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../APL -I../FML -I../HAL -I../Middlewares/HIDOLibrary/Include -I../decadriver -I../ExternalDevices -I../algorithm -I.\RTE\_L071 -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx --omf_browse=l071\lis3dh_driver.crf ..\ExternalDevices\lis3dh_driver.c deca_range_tables.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] ArmCC --c99 --split_sections --debug -c -ol071\deca_range_tables.o --depend=l071\deca_range_tables.d --cpu=Cortex-M0+ --apcs=interwork -O3 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../APL -I../FML -I../HAL -I../Middlewares/HIDOLibrary/Include -I../decadriver -I../ExternalDevices -I../algorithm -I.\RTE\_L071 -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx --omf_browse=l071\deca_range_tables.crf ..\decadriver\deca_range_tables.c ws2812.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed] armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M0+ --fpu=SoftVFP --output=l071\ws2812.o --vfemode=force
|
Input Comments: p1c06c-3 Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec] armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M0+ --fpu=SoftVFP --apcs=/interwork/interwork --no_divide ws2812.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] ArmCC --c99 --split_sections --debug -c -ol071\ws2812.o --depend=l071\ws2812.d --cpu=Cortex-M0+ --apcs=interwork -O3 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../APL -I../FML -I../HAL -I../Middlewares/HIDOLibrary/Include -I../decadriver -I../ExternalDevices -I../algorithm -I.\RTE\_L071 -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx --omf_browse=l071\ws2812.crf ..\ExternalDevices\WS2812.c deca_device.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed] armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M0+ --fpu=SoftVFP --output=l071\deca_device.o --vfemode=force
|
Input Comments: p19ecc-3 Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec] armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M0+ --fpu=SoftVFP --apcs=/interwork/interwork --no_divide deca_device.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] ArmCC --c99 --split_sections --debug -c -ol071\deca_device.o --depend=l071\deca_device.d --cpu=Cortex-M0+ --apcs=interwork -O3 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../APL -I../FML -I../HAL -I../Middlewares/HIDOLibrary/Include -I../decadriver -I../ExternalDevices -I../algorithm -I.\RTE\_L071 -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx --omf_browse=l071\deca_device.crf ..\decadriver\deca_device.c deca_params_init.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] ArmCC --c99 --split_sections --debug -c -ol071\deca_params_init.o --depend=l071\deca_params_init.d --cpu=Cortex-M0+ --apcs=interwork -O3 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../APL -I../FML -I../HAL -I../Middlewares/HIDOLibrary/Include -I../decadriver -I../ExternalDevices -I../algorithm -I.\RTE\_L071 -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx --omf_browse=l071\deca_params_init.crf ..\decadriver\deca_params_init.c dw_driver.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed] armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M0+ --fpu=SoftVFP --output=l071\dw_driver.o --vfemode=force
|
Input Comments: p1c16c-3 Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec] armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M0+ --fpu=SoftVFP --apcs=/interwork/interwork --no_divide dw_driver.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] ArmCC --c99 --split_sections --debug -c -ol071\dw_driver.o --depend=l071\dw_driver.d --cpu=Cortex-M0+ --apcs=interwork -O3 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../APL -I../FML -I../HAL -I../Middlewares/HIDOLibrary/Include -I../decadriver -I../ExternalDevices -I../algorithm -I.\RTE\_L071 -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx --omf_browse=l071\dw_driver.crf ..\decadriver\dw_driver.c stm32l0xx_hal_adc.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed] armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M0+ --fpu=SoftVFP --output=l071\stm32l0xx_hal_adc.o --vfemode=force
|
Input Comments: p16d20-3 Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec] armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M0+ --fpu=SoftVFP --apcs=/interwork/interwork --no_divide stm32l0xx_hal_adc.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] ArmCC --c99 --split_sections --debug -c -ol071\stm32l0xx_hal_adc.o --depend=l071\stm32l0xx_hal_adc.d --cpu=Cortex-M0+ --apcs=interwork -O1 -Otime --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../APL -I../FML -I../HAL -I../Middlewares/HIDOLibrary/Include -I../decadriver -I../ExternalDevices -I../algorithm -I.\RTE\_L071 -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx --omf_browse=l071\stm32l0xx_hal_adc.crf ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_adc.c stm32l0xx_hal_adc_ex.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed] armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M0+ --fpu=SoftVFP --output=l071\stm32l0xx_hal_adc_ex.o --vfemode=force
|
Input Comments: p1a6fc-3 Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec] armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M0+ --fpu=SoftVFP --apcs=/interwork/interwork --no_divide stm32l0xx_hal_adc_ex.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] ArmCC --c99 --split_sections --debug -c -ol071\stm32l0xx_hal_adc_ex.o --depend=l071\stm32l0xx_hal_adc_ex.d --cpu=Cortex-M0+ --apcs=interwork -O1 -Otime --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../APL -I../FML -I../HAL -I../Middlewares/HIDOLibrary/Include -I../decadriver -I../ExternalDevices -I../algorithm -I.\RTE\_L071 -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx --omf_browse=l071\stm32l0xx_hal_adc_ex.crf ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_adc_ex.c stm32l0xx_hal.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed] armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M0+ --fpu=SoftVFP --output=l071\stm32l0xx_hal.o --vfemode=force
|
Input Comments: p1b878-3 Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec] armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M0+ --fpu=SoftVFP --apcs=/interwork/interwork --no_divide stm32l0xx_hal.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] ArmCC --c99 --split_sections --debug -c -ol071\stm32l0xx_hal.o --depend=l071\stm32l0xx_hal.d --cpu=Cortex-M0+ --apcs=interwork -O1 -Otime --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../APL -I../FML -I../HAL -I../Middlewares/HIDOLibrary/Include -I../decadriver -I../ExternalDevices -I../algorithm -I.\RTE\_L071 -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx --omf_browse=l071\stm32l0xx_hal.crf ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal.c stm32l0xx_hal_i2c.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed] armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M0+ --fpu=SoftVFP --output=l071\stm32l0xx_hal_i2c.o --vfemode=force
|
Input Comments: p12c48-3 Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec] armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M0+ --fpu=SoftVFP --apcs=/interwork/interwork --no_divide stm32l0xx_hal_i2c.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] ArmCC --c99 --split_sections --debug -c -ol071\stm32l0xx_hal_i2c.o --depend=l071\stm32l0xx_hal_i2c.d --cpu=Cortex-M0+ --apcs=interwork -O1 -Otime --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../APL -I../FML -I../HAL -I../Middlewares/HIDOLibrary/Include -I../decadriver -I../ExternalDevices -I../algorithm -I.\RTE\_L071 -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx --omf_browse=l071\stm32l0xx_hal_i2c.crf ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_i2c.c stm32l0xx_hal_i2c_ex.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed] armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M0+ --fpu=SoftVFP --output=l071\stm32l0xx_hal_i2c_ex.o --vfemode=force
|
Input Comments: p1c350-3 Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec] armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M0+ --fpu=SoftVFP --apcs=/interwork/interwork --no_divide stm32l0xx_hal_i2c_ex.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] ArmCC --c99 --split_sections --debug -c -ol071\stm32l0xx_hal_i2c_ex.o --depend=l071\stm32l0xx_hal_i2c_ex.d --cpu=Cortex-M0+ --apcs=interwork -O1 -Otime --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../APL -I../FML -I../HAL -I../Middlewares/HIDOLibrary/Include -I../decadriver -I../ExternalDevices -I../algorithm -I.\RTE\_L071 -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx --omf_browse=l071\stm32l0xx_hal_i2c_ex.crf ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_i2c_ex.c stm32l0xx_hal_flash.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed] armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M0+ --fpu=SoftVFP --output=l071\stm32l0xx_hal_flash.o --vfemode=force
|
Input Comments: p1bde8-3 Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec] armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M0+ --fpu=SoftVFP --apcs=/interwork/interwork --no_divide stm32l0xx_hal_flash.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] ArmCC --c99 --split_sections --debug -c -ol071\stm32l0xx_hal_flash.o --depend=l071\stm32l0xx_hal_flash.d --cpu=Cortex-M0+ --apcs=interwork -O1 -Otime --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../APL -I../FML -I../HAL -I../Middlewares/HIDOLibrary/Include -I../decadriver -I../ExternalDevices -I../algorithm -I.\RTE\_L071 -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx --omf_browse=l071\stm32l0xx_hal_flash.crf ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_flash.c stm32l0xx_hal_rcc.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed] armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M0+ --fpu=SoftVFP --output=l071\stm32l0xx_hal_rcc.o --vfemode=force
|
Input Comments: p19634-3 Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec] armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M0+ --fpu=SoftVFP --apcs=/interwork/interwork --no_divide stm32l0xx_hal_rcc.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] ArmCC --c99 --split_sections --debug -c -ol071\stm32l0xx_hal_rcc.o --depend=l071\stm32l0xx_hal_rcc.d --cpu=Cortex-M0+ --apcs=interwork -O1 -Otime --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../APL -I../FML -I../HAL -I../Middlewares/HIDOLibrary/Include -I../decadriver -I../ExternalDevices -I../algorithm -I.\RTE\_L071 -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx --omf_browse=l071\stm32l0xx_hal_rcc.crf ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c stm32l0xx_hal_rcc_ex.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed] armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M0+ --fpu=SoftVFP --output=l071\stm32l0xx_hal_rcc_ex.o --vfemode=force
|
Input Comments: p1b344-3 Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec] armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M0+ --fpu=SoftVFP --apcs=/interwork/interwork --no_divide stm32l0xx_hal_rcc_ex.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] ArmCC --c99 --split_sections --debug -c -ol071\stm32l0xx_hal_rcc_ex.o --depend=l071\stm32l0xx_hal_rcc_ex.d --cpu=Cortex-M0+ --apcs=interwork -O1 -Otime --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../APL -I../FML -I../HAL -I../Middlewares/HIDOLibrary/Include -I../decadriver -I../ExternalDevices -I../algorithm -I.\RTE\_L071 -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx --omf_browse=l071\stm32l0xx_hal_rcc_ex.crf ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c stm32l0xx_hal_flash_ramfunc.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed] armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M0+ --fpu=SoftVFP --output=l071\stm32l0xx_hal_flash_ramfunc.o --vfemode=force
|
Input Comments: p1bd08-3 Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec] armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M0+ --fpu=SoftVFP --apcs=/interwork/interwork --no_divide stm32l0xx_hal_flash_ramfunc.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] ArmCC --c99 --split_sections --debug -c -ol071\stm32l0xx_hal_flash_ramfunc.o --depend=l071\stm32l0xx_hal_flash_ramfunc.d --cpu=Cortex-M0+ --apcs=interwork -O1 -Otime --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../APL -I../FML -I../HAL -I../Middlewares/HIDOLibrary/Include -I../decadriver -I../ExternalDevices -I../algorithm -I.\RTE\_L071 -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx --omf_browse=l071\stm32l0xx_hal_flash_ramfunc.crf ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_flash_ramfunc.c stm32l0xx_hal_flash_ex.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed] armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M0+ --fpu=SoftVFP --output=l071\stm32l0xx_hal_flash_ex.o --vfemode=force
|
Input Comments: p1c2bc-3 Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec] armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M0+ --fpu=SoftVFP --apcs=/interwork/interwork --no_divide stm32l0xx_hal_flash_ex.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] ArmCC --c99 --split_sections --debug -c -ol071\stm32l0xx_hal_flash_ex.o --depend=l071\stm32l0xx_hal_flash_ex.d --cpu=Cortex-M0+ --apcs=interwork -O1 -Otime --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../APL -I../FML -I../HAL -I../Middlewares/HIDOLibrary/Include -I../decadriver -I../ExternalDevices -I../algorithm -I.\RTE\_L071 -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx --omf_browse=l071\stm32l0xx_hal_flash_ex.crf ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_flash_ex.c stm32l0xx_hal_gpio.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed] armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M0+ --fpu=SoftVFP --output=l071\stm32l0xx_hal_gpio.o --vfemode=force
|
Input Comments: p1c3b4-3 Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec] armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M0+ --fpu=SoftVFP --apcs=/interwork/interwork --no_divide stm32l0xx_hal_gpio.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] ArmCC --c99 --split_sections --debug -c -ol071\stm32l0xx_hal_gpio.o --depend=l071\stm32l0xx_hal_gpio.d --cpu=Cortex-M0+ --apcs=interwork -O1 -Otime --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../APL -I../FML -I../HAL -I../Middlewares/HIDOLibrary/Include -I../decadriver -I../ExternalDevices -I../algorithm -I.\RTE\_L071 -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx --omf_browse=l071\stm32l0xx_hal_gpio.crf ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_gpio.c stm32l0xx_hal_dma.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed] armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M0+ --fpu=SoftVFP --output=l071\stm32l0xx_hal_dma.o --vfemode=force
|
Input Comments: p19cc8-3 Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec] armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M0+ --fpu=SoftVFP --apcs=/interwork/interwork --no_divide stm32l0xx_hal_dma.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] ArmCC --c99 --split_sections --debug -c -ol071\stm32l0xx_hal_dma.o --depend=l071\stm32l0xx_hal_dma.d --cpu=Cortex-M0+ --apcs=interwork -O1 -Otime --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../APL -I../FML -I../HAL -I../Middlewares/HIDOLibrary/Include -I../decadriver -I../ExternalDevices -I../algorithm -I.\RTE\_L071 -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx --omf_browse=l071\stm32l0xx_hal_dma.crf ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_dma.c stm32l0xx_hal_pwr.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed] armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M0+ --fpu=SoftVFP --output=l071\stm32l0xx_hal_pwr.o --vfemode=force
|
Input Comments: p1bdd8-3 Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec] armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M0+ --fpu=SoftVFP --apcs=/interwork/interwork --no_divide stm32l0xx_hal_pwr.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] ArmCC --c99 --split_sections --debug -c -ol071\stm32l0xx_hal_pwr.o --depend=l071\stm32l0xx_hal_pwr.d --cpu=Cortex-M0+ --apcs=interwork -O1 -Otime --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../APL -I../FML -I../HAL -I../Middlewares/HIDOLibrary/Include -I../decadriver -I../ExternalDevices -I../algorithm -I.\RTE\_L071 -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx --omf_browse=l071\stm32l0xx_hal_pwr.crf ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_pwr.c stm32l0xx_hal_pwr_ex.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed] armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M0+ --fpu=SoftVFP --output=l071\stm32l0xx_hal_pwr_ex.o --vfemode=force
|
Input Comments: p1bf60-3 Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec] armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M0+ --fpu=SoftVFP --apcs=/interwork/interwork --no_divide stm32l0xx_hal_pwr_ex.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] ArmCC --c99 --split_sections --debug -c -ol071\stm32l0xx_hal_pwr_ex.o --depend=l071\stm32l0xx_hal_pwr_ex.d --cpu=Cortex-M0+ --apcs=interwork -O1 -Otime --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../APL -I../FML -I../HAL -I../Middlewares/HIDOLibrary/Include -I../decadriver -I../ExternalDevices -I../algorithm -I.\RTE\_L071 -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx --omf_browse=l071\stm32l0xx_hal_pwr_ex.crf ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_pwr_ex.c stm32l0xx_hal_cortex.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed] armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M0+ --fpu=SoftVFP --output=l071\stm32l0xx_hal_cortex.o --vfemode=force
|
Input Comments: p1ab84-3 Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec] armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M0+ --fpu=SoftVFP --apcs=/interwork/interwork --no_divide stm32l0xx_hal_cortex.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] ArmCC --c99 --split_sections --debug -c -ol071\stm32l0xx_hal_cortex.o --depend=l071\stm32l0xx_hal_cortex.d --cpu=Cortex-M0+ --apcs=interwork -O1 -Otime --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../APL -I../FML -I../HAL -I../Middlewares/HIDOLibrary/Include -I../decadriver -I../ExternalDevices -I../algorithm -I.\RTE\_L071 -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx --omf_browse=l071\stm32l0xx_hal_cortex.crf ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_cortex.c stm32l0xx_hal_exti.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed] armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M0+ --fpu=SoftVFP --output=l071\stm32l0xx_hal_exti.o --vfemode=force
|
Input Comments: p190b8-3 Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec] armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M0+ --fpu=SoftVFP --apcs=/interwork/interwork --no_divide stm32l0xx_hal_exti.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] ArmCC --c99 --split_sections --debug -c -ol071\stm32l0xx_hal_exti.o --depend=l071\stm32l0xx_hal_exti.d --cpu=Cortex-M0+ --apcs=interwork -O1 -Otime --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../APL -I../FML -I../HAL -I../Middlewares/HIDOLibrary/Include -I../decadriver -I../ExternalDevices -I../algorithm -I.\RTE\_L071 -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx --omf_browse=l071\stm32l0xx_hal_exti.crf ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_exti.c stm32l0xx_hal_lptim.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed] armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M0+ --fpu=SoftVFP --output=l071\stm32l0xx_hal_lptim.o --vfemode=force
|
Input Comments: p196f8-3 Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec] armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M0+ --fpu=SoftVFP --apcs=/interwork/interwork --no_divide stm32l0xx_hal_lptim.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] ArmCC --c99 --split_sections --debug -c -ol071\stm32l0xx_hal_lptim.o --depend=l071\stm32l0xx_hal_lptim.d --cpu=Cortex-M0+ --apcs=interwork -O1 -Otime --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../APL -I../FML -I../HAL -I../Middlewares/HIDOLibrary/Include -I../decadriver -I../ExternalDevices -I../algorithm -I.\RTE\_L071 -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx --omf_browse=l071\stm32l0xx_hal_lptim.crf ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_lptim.c stm32l0xx_hal_uart.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed] armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M0+ --fpu=SoftVFP --output=l071\stm32l0xx_hal_uart.o --vfemode=force
|
Input Comments: p11380-3 Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec] armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M0+ --fpu=SoftVFP --apcs=/interwork/interwork --no_divide stm32l0xx_hal_uart.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] ArmCC --c99 --split_sections --debug -c -ol071\stm32l0xx_hal_uart.o --depend=l071\stm32l0xx_hal_uart.d --cpu=Cortex-M0+ --apcs=interwork -O1 -Otime --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../APL -I../FML -I../HAL -I../Middlewares/HIDOLibrary/Include -I../decadriver -I../ExternalDevices -I../algorithm -I.\RTE\_L071 -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx --omf_browse=l071\stm32l0xx_hal_uart.crf ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.c stm32l0xx_hal_uart_ex.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed] armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M0+ --fpu=SoftVFP --output=l071\stm32l0xx_hal_uart_ex.o --vfemode=force
|
Input Comments: p1a818-3 Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec] armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M0+ --fpu=SoftVFP --apcs=/interwork/interwork --no_divide stm32l0xx_hal_uart_ex.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] ArmCC --c99 --split_sections --debug -c -ol071\stm32l0xx_hal_uart_ex.o --depend=l071\stm32l0xx_hal_uart_ex.d --cpu=Cortex-M0+ --apcs=interwork -O1 -Otime --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../APL -I../FML -I../HAL -I../Middlewares/HIDOLibrary/Include -I../decadriver -I../ExternalDevices -I../algorithm -I.\RTE\_L071 -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx --omf_browse=l071\stm32l0xx_hal_uart_ex.crf ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart_ex.c stm32l0xx_hal_spi.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed] armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M0+ --fpu=SoftVFP --output=l071\stm32l0xx_hal_spi.o --vfemode=force
|
Input Comments: p1b6d4-3 Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec] armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M0+ --fpu=SoftVFP --apcs=/interwork/interwork --no_divide stm32l0xx_hal_spi.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] ArmCC --c99 --split_sections --debug -c -ol071\stm32l0xx_hal_spi.o --depend=l071\stm32l0xx_hal_spi.d --cpu=Cortex-M0+ --apcs=interwork -O1 -Otime --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../APL -I../FML -I../HAL -I../Middlewares/HIDOLibrary/Include -I../decadriver -I../ExternalDevices -I../algorithm -I.\RTE\_L071 -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx --omf_browse=l071\stm32l0xx_hal_spi.crf ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_spi.c stm32l0xx_hal_tim.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed] armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M0+ --fpu=SoftVFP --output=l071\stm32l0xx_hal_tim.o --vfemode=force
|
Input Comments: p1469c-3 Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec] armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M0+ --fpu=SoftVFP --apcs=/interwork/interwork --no_divide stm32l0xx_hal_tim.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] ArmCC --c99 --split_sections --debug -c -ol071\stm32l0xx_hal_tim.o --depend=l071\stm32l0xx_hal_tim.d --cpu=Cortex-M0+ --apcs=interwork -O1 -Otime --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../APL -I../FML -I../HAL -I../Middlewares/HIDOLibrary/Include -I../decadriver -I../ExternalDevices -I../algorithm -I.\RTE\_L071 -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx --omf_browse=l071\stm32l0xx_hal_tim.crf ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_tim.c stm32l0xx_hal_tim_ex.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed] armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M0+ --fpu=SoftVFP --output=l071\stm32l0xx_hal_tim_ex.o --vfemode=force
|
Input Comments: p1b5fc-3 Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec] armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M0+ --fpu=SoftVFP --apcs=/interwork/interwork --no_divide stm32l0xx_hal_tim_ex.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] ArmCC --c99 --split_sections --debug -c -ol071\stm32l0xx_hal_tim_ex.o --depend=l071\stm32l0xx_hal_tim_ex.d --cpu=Cortex-M0+ --apcs=interwork -O1 -Otime --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../APL -I../FML -I../HAL -I../Middlewares/HIDOLibrary/Include -I../decadriver -I../ExternalDevices -I../algorithm -I.\RTE\_L071 -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx --omf_browse=l071\stm32l0xx_hal_tim_ex.crf ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_tim_ex.c system_stm32l0xx.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed] armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M0+ --fpu=SoftVFP --output=l071\system_stm32l0xx.o --vfemode=force
|
Input Comments: p1a840-3 Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec] armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M0+ --fpu=SoftVFP --apcs=/interwork/interwork --no_divide system_stm32l0xx.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] ArmCC --c99 --split_sections --debug -c -ol071\system_stm32l0xx.o --depend=l071\system_stm32l0xx.d --cpu=Cortex-M0+ --apcs=interwork -O1 -Otime --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../APL -I../FML -I../HAL -I../Middlewares/HIDOLibrary/Include -I../decadriver -I../ExternalDevices -I../algorithm -I.\RTE\_L071 -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx --omf_browse=l071\system_stm32l0xx.crf ../Core/Src/system_stm32l0xx.c hido_lock.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed] armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M0+ --fpu=SoftVFP --output=l071\hido_lock.o --vfemode=force
|
Input Comments: p713c-3 Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec] armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M0+ --fpu=SoftVFP --apcs=/interwork/interwork --no_divide hido_lock.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] ArmCC --c99 --split_sections --debug -c -ol071\hido_lock.o --depend=l071\hido_lock.d --cpu=Cortex-M0+ --apcs=interwork -O0 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I..\APL -I..\FML -I..\HAL -I..\Middlewares\HIDOLibrary\Include -I.\RTE\_HIDOLib -IC:\Users\DuJian\AppData\Local\Arm\Packs\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Users\DuJian\AppData\Local\Arm\Packs\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__UVISION_VERSION=525 -D_RTE_ -DSTM32L071xx -DUSE_HAL_DRIVER -DSTM32L071xx --omf_browse=l071\hido_lock.crf ..\Middlewares\HIDOLibrary\Util\HIDO_Lock.c hido_timer.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] ArmCC --c99 --split_sections --debug -c -ol071\hido_timer.o --depend=l071\hido_timer.d --cpu=Cortex-M0+ --apcs=interwork -O0 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I..\APL -I..\FML -I..\HAL -I..\Middlewares\HIDOLibrary\Include -I.\RTE\_HIDOLib -IC:\Users\DuJian\AppData\Local\Arm\Packs\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Users\DuJian\AppData\Local\Arm\Packs\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__UVISION_VERSION=525 -D_RTE_ -DSTM32L071xx -DUSE_HAL_DRIVER -DSTM32L071xx --omf_browse=l071\hido_timer.crf ..\Middlewares\HIDOLibrary\Util\HIDO_Timer.c hido_util.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] ArmCC --c99 --split_sections --debug -c -ol071\hido_util.o --depend=l071\hido_util.d --cpu=Cortex-M0+ --apcs=interwork -O0 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I..\APL -I..\FML -I..\HAL -I..\Middlewares\HIDOLibrary\Include -I.\RTE\_HIDOLib -IC:\Users\DuJian\AppData\Local\Arm\Packs\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Users\DuJian\AppData\Local\Arm\Packs\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__UVISION_VERSION=525 -D_RTE_ -DSTM32L071xx -DUSE_HAL_DRIVER -DSTM32L071xx --omf_browse=l071\hido_util.crf ..\Middlewares\HIDOLibrary\Util\HIDO_Util.c hido_arraryqueue.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] ArmCC --c99 --split_sections --debug -c -ol071\hido_arraryqueue.o --depend=l071\hido_arraryqueue.d --cpu=Cortex-M0+ --apcs=interwork -O0 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I..\APL -I..\FML -I..\HAL -I..\Middlewares\HIDOLibrary\Include -I.\RTE\_HIDOLib -IC:\Users\DuJian\AppData\Local\Arm\Packs\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Users\DuJian\AppData\Local\Arm\Packs\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__UVISION_VERSION=525 -D_RTE_ -DSTM32L071xx -DUSE_HAL_DRIVER -DSTM32L071xx --omf_browse=l071\hido_arraryqueue.crf ..\Middlewares\HIDOLibrary\Queue\HIDO_ArraryQueue.c hido_vlqueue.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] ArmCC --c99 --split_sections --debug -c -ol071\hido_vlqueue.o --depend=l071\hido_vlqueue.d --cpu=Cortex-M0+ --apcs=interwork -O0 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I..\APL -I..\FML -I..\HAL -I..\Middlewares\HIDOLibrary\Include -I.\RTE\_HIDOLib -IC:\Users\DuJian\AppData\Local\Arm\Packs\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Users\DuJian\AppData\Local\Arm\Packs\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__UVISION_VERSION=525 -D_RTE_ -DSTM32L071xx -DUSE_HAL_DRIVER -DSTM32L071xx --omf_browse=l071\hido_vlqueue.crf ..\Middlewares\HIDOLibrary\Queue\HIDO_VLQueue.c hido_input.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] ArmCC --c99 --split_sections --debug -c -ol071\hido_input.o --depend=l071\hido_input.d --cpu=Cortex-M0+ --apcs=interwork -O0 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I..\APL -I..\FML -I..\HAL -I..\Middlewares\HIDOLibrary\Include -I.\RTE\_HIDOLib -IC:\Users\DuJian\AppData\Local\Arm\Packs\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Users\DuJian\AppData\Local\Arm\Packs\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__UVISION_VERSION=525 -D_RTE_ -DSTM32L071xx -DUSE_HAL_DRIVER -DSTM32L071xx --omf_browse=l071\hido_input.crf ..\Middlewares\HIDOLibrary\Debug\HIDO_Input.c hido_shell.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] ArmCC --c99 --split_sections --debug -c -ol071\hido_shell.o --depend=l071\hido_shell.d --cpu=Cortex-M0+ --apcs=interwork -O0 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I..\APL -I..\FML -I..\HAL -I..\Middlewares\HIDOLibrary\Include -I.\RTE\_HIDOLib -IC:\Users\DuJian\AppData\Local\Arm\Packs\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Users\DuJian\AppData\Local\Arm\Packs\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__UVISION_VERSION=525 -D_RTE_ -DSTM32L071xx -DUSE_HAL_DRIVER -DSTM32L071xx --omf_browse=l071\hido_shell.crf ..\Middlewares\HIDOLibrary\Debug\HIDO_Shell.c hido_atlite.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] ArmCC --c99 --split_sections --debug -c -ol071\hido_atlite.o --depend=l071\hido_atlite.d --cpu=Cortex-M0+ --apcs=interwork -O0 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I..\APL -I..\FML -I..\HAL -I..\Middlewares\HIDOLibrary\Include -I.\RTE\_HIDOLib -IC:\Users\DuJian\AppData\Local\Arm\Packs\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Users\DuJian\AppData\Local\Arm\Packs\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__UVISION_VERSION=525 -D_RTE_ -DSTM32L071xx -DUSE_HAL_DRIVER -DSTM32L071xx --omf_browse=l071\hido_atlite.crf ..\Middlewares\HIDOLibrary\ATLiteCore\HIDO_ATLite.c hido_fsm.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] ArmCC --c99 --split_sections --debug -c -ol071\hido_fsm.o --depend=l071\hido_fsm.d --cpu=Cortex-M0+ --apcs=interwork -O0 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I..\APL -I..\FML -I..\HAL -I..\Middlewares\HIDOLibrary\Include -I.\RTE\_HIDOLib -IC:\Users\DuJian\AppData\Local\Arm\Packs\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Users\DuJian\AppData\Local\Arm\Packs\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__UVISION_VERSION=525 -D_RTE_ -DSTM32L071xx -DUSE_HAL_DRIVER -DSTM32L071xx --omf_browse=l071\hido_fsm.crf ..\Middlewares\HIDOLibrary\Util\HIDO_FSM.c hido_basequeue.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] ArmCC --c99 --split_sections --debug -c -ol071\hido_basequeue.o --depend=l071\hido_basequeue.d --cpu=Cortex-M0+ --apcs=interwork -O0 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I..\APL -I..\FML -I..\HAL -I..\Middlewares\HIDOLibrary\Include -I.\RTE\_HIDOLib -IC:\Users\DuJian\AppData\Local\Arm\Packs\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Users\DuJian\AppData\Local\Arm\Packs\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__UVISION_VERSION=525 -D_RTE_ -DSTM32L071xx -DUSE_HAL_DRIVER -DSTM32L071xx --omf_browse=l071\hido_basequeue.crf ..\Middlewares\HIDOLibrary\Queue\HIDO_BaseQueue.c hido_atliteparse.o Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] ArmCC --c99 --split_sections --debug -c -ol071\hido_atliteparse.o --depend=l071\hido_atliteparse.d --cpu=Cortex-M0+ --apcs=interwork -O0 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I..\APL -I..\FML -I..\HAL -I..\Middlewares\HIDOLibrary\Include -I.\RTE\_HIDOLib -IC:\Users\DuJian\AppData\Local\Arm\Packs\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Users\DuJian\AppData\Local\Arm\Packs\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__UVISION_VERSION=525 -D_RTE_ -DSTM32L071xx -DUSE_HAL_DRIVER -DSTM32L071xx --omf_browse=l071\hido_atliteparse.crf ..\Middlewares\HIDOLibrary\ATLiteCore\HIDO_ATLiteParse.c ER_IROM1 RW_IRAM1 .debug_abbrev .debug_frame .debug_info .debug_line .debug_loc .debug_macinfo .debug_pubnames .symtab .strtab .note .comment .shstrtab 4 P P ä¢ ¼× P 4 T¢
|
¢
|
¬ £ ¼0 £ Ä ! ܨ ä/ . ÀØ à½ : 9 F Ï ¸ Q XT ` hW ¤D p à~ l x ì ¸c ¤~ À~ è? ¨¾
|
