初次提交，目前交给刘全才测试。

WXK

2024-04-03 c8cd9a085e6a250941fb463b3cba5f31f592f7ba

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
ELF


(
ÁP¬ÜÌÜ4 
(ÀO ÕP Ù·ÉáíéÙ!
çPçPçPçPçP|çP'|çP{çPçPiÎ"
çPçPçPçPçPçPçPçPçPçPçPõ!
"
çPH…FðFýHG?
ÀO H€GHGþçþçþçþçþçþçå
ÁP0µF
F  "
$    à FÕ@BÓF•@I%F•@@FR-ñÜ0½pµ$%F(
Ú
$@B)
Ú
%IBÿ÷Ýÿ¬BÐ@B,ÐIBp½ðµ´F ‚°F@$
‘à
™"FF0Fð øš›€™AÓFF"FðBû6A
—"F
 !Ÿð9û8MA Fd(ßÜ
›˜)F2F°ð½µ *ÛF :Ð@!½FÓ@Ð@ $¢‘@CF½FC›Р   àÉÀ*úÒàxp@IRùÒpGÒ²
àp@IûÒpG"öçµF
FFFÿ÷ðÿ F½BSxR+ûÑxpIR+ùÑpG0µF*FFxxR[(
РB÷Ð,Ð(Ðmïç(F0½Ê²@Ax@ŠBÐ)ùÑ pGB
x@)ûрpGµ"àRƒ\Œ\£B
Ñ+øÑزá²@½0µF Fà[“BÒà\Í\@øÐ0½F
xp@I*ùÑFpG0µF Fà[“BÒì\È\ 
Ñ,öÑ0½pµF ðíûhF
"!0Fðþú,`p½pµFJ@Õ@Jí@R(Ð*ÐÄ Ó A
 ÀRI
R
ä    }4‘B
ÓdàI,
Ú p½#‘B
ӉC@I(÷Ñ)
БBÑ
!Éà‘B
Ò
!
à
!ÉCàÀ@ð÷úp½ðµFFX@‡°ÀHFY@I¼ˆAÒ8F1FFFFFX@CLÐ0 @Y@ I @@(rÚ
!    C
˜’(Ð
™RB ˆA’
˜@!

™˜ð úFFkFËðúÀqAš #×V@Fz@CDК*-К
*šÜÀ‘A
&6qAÒžÒ“
’–*F#Fðàú°ð½8F1Fúç"JF²À·A
!    OAAFyAâCmdAàâmCdÂCš
&À‘A6qAÎ@0CIÀQA*F#Fð¢úÍçÿç˜
"@Á#‹A˜1FÄ8¡Aîç0´
$äc@0¼Uç0´
$äa@0¼Oçàÿðµ´ˆ°™    ˜$H@    ™ÀII    ‘À™II‘    ™˜¦FCЙ
˜CР   ˜
$@B HA     ˜$ C    ˜ CPI@"
FFà 
F °ð½(
ÚFà#œFÁ
®
à_­í[O÷[}C'ª|AI[aEòÝA«ZR!
C$@(ßÛ
˜™pF
‘›š™˜ð.úÐç üÿÿðµF\@…°ää”L&dY”FIF–"C!ÐbF
CÐbW J#U 
$F,I$x6@#C&CaFFP´AӘ@à’˜[A(Ú 
F°ð½ 
!    F†FàdFFµAÓeFR³AtFCC¦FÍ@I(C’[AF CêÑFCÐ`FFP@q@CÐ`F³AÒ
"#à"
#Ûà
"ÒCS˜tF
8aAœiAð©ù¿çýpµK[CÐK\ &3FeB³AÔ­£AÛ 
Fp½0QAp½µ"–#FðPù½µÂÁP@Ê@!K“
’‘
FFð…ù°½3µI‘!‘
FF
‘ðvù°½3A@
"@
Ò    €)
Ú pG–)ܖ"QÈ@pG–9ˆ@pGJ    
#    C    KµR šB
Ú ½K43šBܚÿ÷"ý½IQˆ@½ÿÍûÿÿÂÒ@@ÐÁ #Û
É@    @
CÂ@CpG 
FpGµ)Û
$ä@BŒA!F+ÛF
#ÛRB£A™BѐB½ËÛIµIF
CÐ
 $    ä
    *
Ü ½ÉDCÁàÒ€ð¯ø½µ *Û
F :‘@ ½‘@ #œFã@C@½µ *ÛËF :AÁCàFAÐ@ $¢‘@CF½´µ‰°©‘™#Ë` K!J“’"
’J’J’FkF ð ú    °¼°Gpµ†°F ÀC
 FF‘‘2FiF¨ÿ÷ÔÿF˜!-Ð(
ÐFà F(`˜( Ð*ݘˆBÐ
”2FiF”¨ÿ÷¸ÿ°p½    _)_ÿÿÿ[÷µœF&%xd-Ðð>ùh@]ÀõÑ+-Ð--Ðd9F Fšðû/Ð9h¡B
љ9`q$)Ú@B(Ý ðÀø` þ½
 €Cãç(øÚ ðµø`Hþ½ÿÿÿ)Ú@I
Ñ@@pGp´$Ñ$Ñ)!Ð$
Ñ4
Ñ
$…
р¤(
Û@d)Р%. Fõ@¡@Ð
!)CC

ÛÕ p¼pGÛ€)øÚ@IõÑp¼@@pGµ+Ú$@aA’[AC
Ñ@@½ðµ´‚°FÐFðûÿàðøÿ 0F!F(Fÿ÷ñþ›šFFCCCÐFCИ@!
F™ÿ÷³ûFFš™˜ÿ÷ØþCÐ
 à F9F°ð½ ÁCC,C7C™˜c@yä
"Cý
 
0Õ 
Féç
iAœ iAÿ÷¢ÿßçøµFH@F(CÐ`J@ B
Ý(Fø½I59ˆB܈BÛ)  C)
CÐàIÀA ø½ 
Fø½@ ‚(F!Fÿ÷ˆþF‘(F!F2Fÿ÷Uû:F›ÿ÷lÿ2Fÿ÷zþø½3ð?J    
#    C
KµR šBÚ 
F½K43šBܚÿ÷3û½KÒÿ÷Zþ½ÿÍûÿÿL
%NàãhÌ+C<˜G4´B÷Óÿ÷¬úV
0V
HpG€J
µFÿ÷øÿh]ÀÀ½ÿµx‰°Fÿ(ÐI-(Ð"$à$à
"ùç
#\CIxÿ(øÑ*ÐdB *x
F-*
Ð+*Ñm-*Ð"’    à
"ûç&
"3Fmðÿù8qA/xÿ/ôÑš¢’F
CÐÿ#š‘3ÚBÚ!    ˜
FÀ °ð½$·JµM&F’ð/ú˜‘(
ÚGBàF9 ¯JQA
‘àøÐ"F+F0F™ÿ÷9üF‘"F+FFFÿ÷1üF F/êј
›(š™˜Úÿ÷‹ü2F›ÿ÷‡üàÿ÷ü2F›ÿ÷üš*Ð
"ÒQ@    š´çÿµ‘°     %íC. žh\hF
¹im˜ˆG9jˆG(öј@
Ð  À
„C.ݘ+(    Ð-( Ñà ÀC°ð½
 €C¹im˜ˆGv©`
Õ- à+ jFsI¨‘
à¹im˜ˆG
 @C˜v`.ݘ0(ïÐ
™˜ˆBFр Cà    ˜@    
 @C™h`¹imv˜ˆG0(îÐ1à
™ˆBÑ Ԁ Cvà˜ ð4ø(&Ð
 @C©˜1vˆBҘ™08p˜@ Õ    ˜@à Ô    ˜@     Õ™h`¹im˜ˆG.ËÜYà.Wݘe(
ÐE(RÑ PÕ „C¹imv˜ˆG.Ý+(Ð-(Ñÿ 
0C¹im˜ˆGvà
Õ-!à+!˜
p˜@
%à
 @C©˜
1vˆBҘ™08pÑ™
˜B
Ù˜@àà
Õ#H
à"H@B    ¹im˜ˆG˜`.ݘð³ÿ(ÒÑùi˜ˆG™ÿ p™ªp 
©
¨    ›ÿ÷lþ Ô
 ÀCç$ B    ÐàÑ8hš
™;`hÀà™
˜ÿ÷nü
FàÑ8h:`h
`(Fþæ@ð?ñØÿÿBh*Ð
hxI+ÐRÀFpG
!Á`ˆpGBh*ÐÃh
h+уh‹BÐIRÀ pG ÀCpG÷µ‚°œ' xdF
—0(Ð-Ðà x
'dx(ÐX(Ð-    Ðà-
Ð-Ñ'% xdà%à
%&–à™
'iC)F€²qCŽ8†B
Ó
 
 xd)FðVø(éÚ˜(Ð/
Ðdàœ`
˜(Ððlý!
`È°ð½™0Cùçðµ´†° 
˜™€²˜    C'    ˜‘>F<F˜©²˜-CHC!"Fÿ÷àûÇqA4F@,ìÛ8Fšÿ÷Öûš
›€YA˜
‘0@(Ìۘ°ð½:(Ò08 #FšCA*
ÓF78ˆB
Ó ÀCpGµJ’"’F
’ÿ÷«ü°½3pµŒx@k[
Ñx@*Ñx@àxp@I[ùÑ+Ô#R ÔpIúçx@Ë’àx pI[RùÕ¡BØÓ p½8µFHIhþ÷ñÿ`Cà@(ûÑ8½@Bœ øµFhh‰‰
)Ñ
hÉ'сhJ&@
%)сh)C`
 ÿ÷ÖÿðæÿFàðâÿÀ
(Ù hhÀCÀÐ`m0C`e m(C e
 ø½ hhÀCÀèÑ ø½€÷µŽ° F0"JI
¨ÿ÷ø˜IL€h7-Ak    h ‘çiÐÜDJ#Òi!ZC
«Ö-+ÐÜ-Ð
- Ð-$Ð-8Ñ!à-WÐ-dÐ6-1Ñà8=--ؘ/OÐ
/QÐ/\ÑRàáa!b
š™ð£ý j@ bQàðÁý ˜ðêÿKà*J×i- вh-Ð%*BÐça!b/Ó!I"P9à2zRôÔ
 °ð½
%íç!OCùÚYIhðwý(à j@ b(ÓI" 9˜ðÉøࠐJ!› ˜ð¦øàšXqhäçÈðõúàÈðûàÈðÝúà ð‹ú
(
РÈçI"°9HØç`F
¸ 'ø þµF€h
FAk8L    h
‘%&£x*aÐÜ4I*Ð
*Ð*Ñà*(Ð*@Ð*MÐ
 þ½ aaðjø¥på`%a+àð:ý
˜ðcÿBà
+ Ð%aáhIá`Ðá!bi    ŠB)Ñ
!¡p¢!à aaðLøà iå`@ a(Ð
(ÙI"8FðNøàá!    éç}";FÒ!–
˜ð(øà
+ТIðÝüà! ð$úI" 1àç ð ú
(
Рþ½    I"9HÕ縠Â
AT+IPR=115200;&W 
ÀE
ATE0 
ˆø 8µF€hK)ÐÜ)Ð
)Ñà) Ð
)Ð
 8½Qh`¢Ið˜üàð¹üà" FhðíÿࠐÊkF    ¢ð¥ø(јðPú 8½D
 AT+CSQ 
ˆ+CSQ: %d,%* 
µ#“ÂkRh
’ÀkBhQhJ“`Q`jFIð¼ÿ ½H
 µFðú
(РÀC½ Fÿ÷àÿ ½µF€h)Ð
)
Ð)Ð)    Ð
 ½    ¢Ið;üàð\üà!Fðù"I FðŒÿ ½AT+CFUN=0 
ˆF
µá°ÿ!1hFðYúhFð(þ a°½µ”°!hFAr!
r#HH"Hd  © ðÓþ$äC( ÑHð\þ(ÑH    H
9 HH HH€!d0€0H‘‘    ©Hð,ü(РF°½
!H
‘K¢IHðÑþIHðÿ íçü     ü  ° ø ÈB
Ís‘u5t` D
AIR780EE
eµIi(ЉŠ
"ð‚ý ½à µIi(ЉŠ"ðtý ½à ÃHÁP‚€ pGà µIh(Љˆ"ð\ý ½à µIh(Љˆ
"ðNý ½à µF€hL)Ð
)Ð) Р   )Ð
 ½!¡c¢IðTûàðuûà k
(ÐI"Fð¦þ    àI"01÷çKÊ83¢ð[ÿ ½¸ AT+CGATT? 
ˆF
+CGATT: %d𵙰FF !¨þ÷rýµh<"hkVIh
¨þ÷Qýð$ø"S¡þ÷Ãý(Ð"Q¡˜þ÷¼ý(Ð"P¡˜þ÷µý(Ð"N¡˜þ÷®ý(Ð"M¡˜þ÷§ý(ÐàK¢àL¢àM¢ !¨ðúÿ"LH
©,=ÐÜ,Ð
,Ð,iÑà,Ð,^Ð,bÑXàcBcF(F
š™ðÍú`k@`cLà(Fðêú8FðýEà,Ð,Ð,Ð+àk$\Cd$zd@ÕBcà I"`9%àk$cC[zÛÑàk$cC[z›ÕBck[c+æÒ CCÊXXAh«(FðúàAkIAc)ÓI"0Fðãýࠐ3FJ!8FðÀý °ð½k"PC
X@Ýç
 õçF
4600046002460014600646003CMNETUNINETCTNET¸ E
'µ‚h)Ð
)Ð)
Ð
 ½Ix
+ÐFðõýà"
pIðý ½¸ F
µ)%ÐÜ)"Ð
)Ð)Ñà)Ð')Ð
 ½    ðyÿà"IðpýࠐÊkF¢ð(þ
(ј
ðGøà    I
 p ½ E
+QIURC: "closed",%d 
¸ µ€h)Ð
)Ð)
Ð
 ½ð‚ý ½µ)    Ð
)Ð)
Ð
 ½"Ið1ý ½ E
µF€h2Kš°)ÐÜ)    Ð
)Ñ à)Ð)Ð
 °½Qh`)¢.Ið´ùJàðÕùGà" Fhð    ýAà FÌ«#¢<ð¹ý
(0ј(-Ñ«“ª©¨«Ãª¨©’
‘Ì«¢ð¢ý    (јð‡ý    ‘˜ð‚ý‘
hF™
†¨™t™Át™
u™Au™uðþ ©ç„
 AT+CIPGSMLOC=1,1 
ˆ+CIPGSMLOC: %d+CIPGSMLOC: %*,%p,%p,%d/%d/%d,%d:%d:%d 
µ#“ÂkRh
’ÀkBhQhJ“`Q`jFIðˆü ½ˆ
 µFðBþ
(РÀC½ Fÿ÷àÿ ½µF€h)Ð
)
Ð)Ð)    Ð
 ½    ¢Iðùàð(ùà! ðKþ"I FðXü ½AT+CFUN=1 
ˆF
µF)Ð
)Ð)Ð
 ½ÿ÷^ý! ð*þà ðþ
(Ñ! ð þ ðþ
(Ñ"I Fð(ü ½ÀE
÷µ‚°˜&„h'M`k)h
Ð
)Ð)Ð2)?Ð
 °ð½'çb!i FˆG(úÐçbopÿ÷#ý–J›#àðñú*àhx}$ä(Ð
(    Ð(Ð(Ñà
 hpÿ÷ýà hpÿ÷áü–"F›à hpÿ÷çü"›–R
!
˜ð¿ûà"I˜ðÓû ¾ç¸ ¸ÐE
µ…°)#Ð
)!Ð)Ð5)Ð
 °½" Ið¹ûࠐ©¨
‘Ê«¢ðkü(Ñ«Ë    ð[ÿ˜    ðúþ àç E
+RECEIVE,%d,%d: 
%e)Ð
)
Ð
 pG pGpµF„hð«þ ð>ýF¢I Fðøà Fð<øàFðœýH"Ah(Fðlû p½
 p½%s 
ˆô þµ†hFpk?Oh

% <y)MÐÜ)Ð
) Ð)Ñà)JÐ)QÐ)`Ð
 þ½8q¸bOà0Fðø
˜ð-úZà.J‘jRjI,Ð
,ÐQàxq
*Ð*йbd)Ù"&Ià=q¸b5àxq
*Ð*йbøbàøj@øb(ÓI"€1Fðû/à }"
!
˜ðíú&à,$ÑKÊ$3¢à
,ÑKÊ$3¢ð·ûà,Ð
,Ðàxb}q¢àxb}q¢I0Fðˆÿàxy(Ñ0Fð!û þ½¸  E
+CREG: %*,%d+CGREG: %*,%dAT+CREG? 
AT+CGREG? 
ˆµF€h!L7)+ÐÜ)ÐÜ)Ð
) Ñà)Ð6)Ñà8)Ð9)Ð:)Ð;)Ð
 °p½F¢`¢Ið7ÿàðXÿà h    ðrý"I(Fð‰úࠐ
¨Ê«¢ð?û(Ñ¡š
˜þ÷Ìù(äРÖç,
 AT+CIPCLOSE=%d 
0u@F
%d, %p 
CLOSE OK÷µ„°˜&…hGLhk6)hÐÜ)~ÐÜ)Ð
)}Ñ4à)9Ð)xÑnà79)tØ
¨–Ê«:¢ðôú(fÑ4àF"`    ðÙüF h    ðÅüF h    ðûü
(Ð3 iFÁÁ2¢:I(F#hð¼þ 7J!›˜ðøùEà5 ìç(FðÒþ˜ðûø<à h    ðý`h@``(/Ó"-If`-à h™ˆB,Ñ*¡š
˜þ÷Gù(Ð+¡š
˜þ÷@ù(Ð*¡š
˜þ÷9ù(Ðàf` h    ðúüà h    ðÜü`h@``(Ó `` h    ðZü!I"˜ðËù °ð½ÿç
 úç,
 %d, %p 
UDPAT+CIPSTART=%d,"%s","%s",%u 
ˆ ¿TCPE
ALREADY CONNECTCONNECT OKCONNECT FAIL@F
µF…h 7L6)ÐÜ)dÐÜ)Ð
)bÑ&à))Ð)]Ñ*à79)Yؐ
¨Ê«,¢ð*ú(LÑ+àFâ`    ðü(EÐðÁû a(@Ð@h%¢*I(Fãhðöý7à a(Fðþ2ààh    ð/ü)àð–þ
(Ñ iÈð@ø iIÈ(Fð
þààh™ˆBÑ¡š
˜þ÷†ø(Сš
˜þ÷ø(ÚÐààh    ðßû(Ð!iðVû"I0Fðù °p½
 ûç,
 %d, %p 
AT+CIPSEND=%d,%u 
ˆ NSEND OKSEND FAIL@F
øµF$ð%ø F    ð´û(РF    ð¯û(РF    ðªû(Ðd,íÛO!xi@ý÷]ÿF&F    ðšû( Ðà! F    ð    ý"FIèkàI"F9èk à F    ðyû(Ððû(ÐI|a"F1èkð²ø ø½!`ý÷2ÿvF.ÒÛ ÀCø½,
 ìF
øµ…h'Njkh&J×xð»û     !#######8#%;# Ðpaà(FðLý Fðuÿ+à"Ià!F}"‘Ò! Fð\øà
/ðÐ
 ø½
/ìБi
)ÒI‘a¢1F(Fðý àI"1ð_øà
 Ðpà ð6ú
(
Рø½I"@9Hí爸 ðE
AT+CPIN? 
ø µF ðú
(РÀC½J#`àkAhQ`Ih2“`Q`IF1ð'ø ½ô µ 
ðBÿ½HI@hàˆB
Ñ
 pG@h(øÑpGø 0F
µF ðíù
(РÀC½J#`àkAhQ`Ih(2“`Q`IF(1ðóÿ ½ô pµ FFF(Fðø
( Ñ(](
Ñ,Ð( 8À
(    Ð)F ð­þ"F)F ð|øp½)F ôç[AT Send] %s 
[AT Send] %sµFð\ø(РFþ÷ýÿ(РFð>ù(РFÿ÷kÿ(РFÿ÷šÿ(
РÀC½pµFðÒþF(Fð:ø(Ð(Fÿ÷Ÿþ(Ð(Fþ÷Öÿ(Ð(Fÿ÷û(ÐHJha‘Bل`"IHð{ÿ p½(Fðù(ùÐ(Fÿ÷1ÿ(ôÐ(Fÿ÷`ÿ(ïРÀCp½¸ 'PF
ø µ ð@ù
(Ñ! ðBù ð/ù
(РÀC½"IHðGÿ ½°E
ø þµF&hFp,Ðàh(Ð`j(Ð'F jMM 7(ÐxàâhiF FG(РÀCþ½hF
xàjbjCãbTáj`jFTàj    (Ñ    "@ ajý÷Oþ(Ñ
 (p
ð•ýè`(x
(Ð(
Ð(    Ñ
ð‹ýéh@8IˆBMØ(x
(    ÐÀ²
("ÐhFx (#Ð
($Ð&à1¡`jý÷öý(4Ð
–
«-¢áj`jð¡ÿ(0Ñ
˜(-Ðbj™‰À¨`
 (pàáj¨hBÑà
 8tà8|
(Ð8|(Ðàj
(Ñ    à 8tàj(
Ð>tàæb>tà`jx>(Рjáj@BÓáj`jðPÿ
(Ñàj(Ðaj 8À
(Рajðqý.p þ½ øç  +RECEIVE,Ü:+RECEIVE,%*,%d:[AT Recv] %s 
[AT Recv] %sµFðø
(РÀC½J#`àkAhQ`Ih2“`Q`IF1ðZþ ½ô ñµJJHH„°x
rQxArGIÇ    xGLùq!}
sa}As&5FhFðú iF2-C2\C@÷Õ&cecáx ACÿ"˜‘2PCÿ0×0
ȉhA
Càaðúài%@@
ác c*Hck!0"kðøü'Hãk%0¢kðòü$H(I!0‰‰
'H!Ix8p! xr˜"øtÉ& ðÒú!& ðàú
 ð1ú pH
ð»ýàd!apÿ0‘0€²
!É ‚ˆB
Ó@ ‚H
ð«ý N
àH
ð¥ý€² !ŠˆBӉˆBÓ! ðSù aíÕ
H!zET°ð½)> ˆ Œ Ø  8 Ž  ˜:\? µLàx@À²àpd(Ù àpð(þ p½ µ#Fà„\㛲RŠBùÓØC€²½ñµ$N    M    à`"hFý÷Åü(Ðd¤²hz„BòÓ Fø½Ž? Ø 
H@xpG¤
 µ‡°!hFý÷bü
!hFAp!
p H
È
À@ iF 
ðÓüHI 8
aIÁaIaIAaHðû°½Ð) ±z¥zázïz0$ |µDL`x(
Ð%
(
Ð
&(3Ð(ÑhFp`àðrú|½hFp
© 
•
ðŒü}&ö
àhFx( Ðe`3F
"iF
˜ðyøiF 
ð:ü(îÐ|½`h(ÐðDüah@È(éÙ `pæçð;ü``âçhFp
© 
•
ð`üàhFx(Ð¥`hFx
ðˆþiF 
ðü(ðÐ|½ h(    Ððü¡h@È(ëÙ¦p `pççðü `ãçhFx(Ðå`hFx
ðgþiF 
ðñû(ðÐ|½àh(    Ððûûáh@È(ëÙ¦p `pççðñûà`ãç¤
 µ
F 
ðÕû½´µÿ°‚°
!ƒ«IhF‚š
ð…ÿhFý÷ËûFiF 
ðGý°°¼°G
µ
"iF 
ð<ý½µFý÷¶ûF!F 
ð2ý½
IHp pG¤
 µHðøÿ½œ     0µDl%,@
%¥@le`hc`ƒh+hЙ`hÂ`0½š`hÁ`0½}!µÉHCð
ø½!@à¿¿¿¿¿¿¿¿¿¿¿¿¿¿¿¿¿¿¿¿¿¿¿¿¿¿¿¿¿¿¿¿¿¿¿¿¿¿¿¿¿¿¿¿¿¿¿¿¿¿¿¿¿¿¿¿¿¿¿¿¿¿¿¿IB¼ÓpGµð þ      ðpø
 ðÙþ     ðjøHðwýHðø ð7ø½Ì ƒ€µ
 
ðŠù½µ
 €
ð„ù
 @
ð€ù½r¶þçµI"JaIKhL#CK`Kh$#CK`À    À
`½ä      @µ$ FF”
ðøè    ©
–”hF
ð-øI(Ð
 €
ðbø °p½€
ð\ø
 øçÐ
 µ#àÄ\ÌT[“BúÓ½µ!J!iàHÕAi#CAa‘“i›ÕCi
$#CCacC“i[ÕCi$#CCaã
C“iÕCi$#CCacC“i›ÕCi$#CCacC“i›ÕDi #CDaC“iÛÕCi@$#CCa 
C‘a½ @ä     pµF
ðæùFL
àhÐ-Ð
ðÝù€¨B
Ù p½ iÀñÑ i€
Õ  a iÀÔ i€Ô i@Ô iÔ i€Ô i€Ô iÀÕÿ÷‡ÿ
 p½ p½ @øµF&FFðóÿà)F "hðÏÿI(H€Ñ$-6¾BñÓð¶ÿ¾B
Ò ø½
 ø½Ð
 ´øµF F&,Ñ@ø¼¼°Gàj(Ñ÷ç    ¨çj)F F›š¸GF 0FêçÿµF F!&#!F¿àØP؀F`؆[hhOh¸Bј` °ð½Ih)ëÑHøçøµF&'.¯²Hh    à ˆ°BÑ"9F Fðýùàdi,óÑ¿ø½ pµ    H    Lx(Ðà‰@àM(x(
Ñ
ðçú (pàp½ø
  ù
 µ‚Qɲw)Ó9wA
"I̲Dw

ð«ý 
 
,ؽ~‹!+Ð,÷ÙBwà,ûؽ
w½,üÙBwIøç,÷ÙBwwA‹IAƒ½µKd"IHð¸ý– ÿ÷ôý½¸$ Œ µ†°ª’
«¢ðû$äC(Ñ™˜ð•úò
˜
!xà
˜@\B@I˜ˆBøؚBРF°½ ûç$%p*%p 
µˆ°ð6úL
"¡ˆ h
ðø
 ðcþ¡ˆ" h
ð•ø
 ð[þ¡ˆ
" h
ðø
 iFHp p
I
‘A‘    I‘!‘iF
ðoù Fˆ!0ð*ú°½H# H ™
 óµ° F(!hFý÷Ùø)F ˜ÿ÷“ÿ$äC(Ñ
«¢)F ˜ð—ú(РF°ð½
˜&
xHOD <0)ÐHƒh+Ð*F  ™˜G 8`H
!
pæw¦wªH ™ý÷ø Þç 8`Hpðç$%*,%*,%*,%*,%*,%*,%p,%*,%*,%*,%*,%*,%*,%*,%** = ˜
 ÷
 óµ%DhíChƒ°    ,
Ó"F.!0Fð¥ûи
(Ð(F°ð½!0Fð=ûý÷âúF‘!°ð5ûý÷Úú
˜F$d!Fxð*ûý÷ÏúOà";Fý÷úd,øÑFF1F˜ý÷üø"Ký÷ú*F›ý÷ôøšÑ`` Èç$@N@óµ%DhíChƒ°
,
Ó"F.!0FðUûи
(Ð(F°ð½!0Fðíúý÷’úF‘!ððåúý÷Šú
˜F$d!FxðÚúý÷úOà";Fý÷Ïùd,øÑFF1F˜ý÷¬ø"Ký÷Âù*F›ý÷¤øšQaa Èç$@N@󵛰F^L˜ÿ÷—þ&öC%(
Ð%v à«“ª©¨«Ã«“ª©
¨kFëR¢9F˜ðŠù (rј
™
(nÑxA(Ð%v ~
(Р°ð½
  vöçŸ.!8F    šð×ú(qÐÀ(nÑ!8Fðsú w!¸ðnúàw!8ðiú !U˜Ÿ(ZÑ!8Fð_ú`w!¸ðZú w!8ðUú}!    
@`ƒ!F¨ÿ÷öþ(BÑ!F¨ÿ÷@ÿ(<ÑŸ™
/8Ò/Ð:F¨ü÷Kÿ¨ÅUðù+J,Ký÷Èøý÷úù €à%€(FŸ/ Ð:F.!(Fðú(ÐA
àà9F(Fðú`€ ˜™
( Ø(ÐxS(Ñ
"àhÒP@à`˜™
(
Ù0F~ç(ÐxW(Ñ
"`iÒP@`a! Fÿ÷•ýnçà# $%*,%p,%p,%p,%p,%p,%p,%p,%p,%p,%*,%*,%**oƒÀÊ¡ý?ÃHÁP‚€pGH# µ iFpàhFxð#øiF     ðÿ(õнµI p
" ðqþ½˜
 µI
 p
 "ðcþ½˜
 pµ M&,F+xa€4+Ð"FRh+Ð+    Ñ
(Ð,à$(Ñ"*ppT
 ``p½PTahIa`~)Ò (öÑ (pp½PT`h@``FT¡hü÷¹þ(Ðhahÿ÷¼ý    à    ¡hü÷®þ(Ðhahÿ÷±þ.pp½X# GGA,RMC,µHð^ú
!HðöùHðáø€ÕHðÞø€²½¼ øµÿ÷éÿý÷Íø'N1Fü÷ãþ&L&I% aˆB>Û x$O(Ð%pÿ÷Öÿý÷ºø1Fü÷Ñþ aý÷ù";Fü÷¬ÿ"Kü÷¶ÿý÷.ù ` iý÷ù";Fü÷žÿJKü÷¨ÿFF hý÷õøJKRBü÷žÿ2F;Fü÷èþý÷ùI `ˆB
Ý¡`àÿ!ÉÈBÓ¥` hý÷ªøÀ²ø½@D¼
 `@@àd@33333³0@ÌÌì?ÈBµL`x(Ñ
!IHðŠý(ÑHx(Ñ y(Ñ i(Р`q½`y@À²`q(øÙð9ÿ½ Pù
 øµF F@61|
) Ð
!1t
hŠhR    ÕAm "CAe 0t
 ø½ ø½KjhØGšBLŠj+hÐ[[CŠb)hIÕ¡h
C¡`
 ý÷9ý(h€Õ h8Cà[[šCŠb)hIÕ¡hC¡`(h€Õ h¸C ` 0tø½
'
@@mpGhlpGpµÐ`m&F%@6(Ðà
 p½¥e5t FðÓø`mÀÔ!hˆh@Õ`m!C`e5tëç`mÿ"
2C"C`eˆh‚’[H
*Ñ
hÒ+Ñ#bh›šBÐ[BšBÐ[šB    Ñ
i’’
a!h
ichC
aà
i’’
ah"’‘C`hbhC`!hÊh#šCÊ`!hÊh£hCÊ`h
"R‘C`h¢ŽRC` hhÉԁh
"C` hÁh9J@Á` iáh(%Р
C F 0x{R[CC"kC¢i’CâiÒC"hÓhCÑ`aj
Fÿ:Â:ТjC"hÓhCÑ`Bx
!
*Ðà Øçx(#Ð`m "C`e mC eàk
( hÐ
iÉÐ
iII
a hAiÉÉAa hAi¢kCAa¥e`m€€@`e p½ hÂh
#CÂ`Ûçiÿ#›šCa hi#l¦lCcl3CCa hi
CaÓç'
@þÿµ†°F!hFü÷§üI hˆBÑ HAkBCAcÁj
"CÁbÀjiF@  
  ð8û°½$
@@øµF@i%F@5F(РhÀhÀ    Ð`m !C`e (t
 ø½'à'ðüàpÐ.Ððûû™@°BÙ hh8BÑ`m!C`e (t ø½ hh8BåÐ`m
!IC`e hÁh    Š!*Ñ "]*ÑhՂhS
"+ÛCh‹CC``m˜CC`eà`m #C`e mC e i(
Ñ h
` ø½pµF!h ‰hI!Ô%F@5)|
)Ð
!)tái
)РFý÷¤û(Ñam
J@ÿ"
2Cae!¡e)t"h!`!hŠh#CŠ`p½ p½þñÿÿ0µ
F 1Jy#*Ð"Âcq
 0½hh%¬C`hhdd`Dl"@
"Fl¥@E`JqFq0½pµ$
F 1Jy*Ð!Ác
$àhh%«C`hh[[`Cl"@
"F@l]`Jq"
qk)ЈG Fp½pµ)Рh
hII
`H%h!(ü÷û€`dH d (`bl!
@
#“@"lS`J€2“jel @!©@‹C“bàb c`c càc 4`q qp½
 p½øÿý¿@ð´
l h
hhFl#"@F·@/BÐgÕh¤Ôh”C`Al@Š@
lJ`
kà'·@F/@ 2/ЧÕh¤Ôh
%¬C`
!QqDl!@l¡@Y`!qÁj)Ðð¼G'·@/BÐ$Õh%¬C`Dl
!@F£@lc`ÁcQq!qAkäçð¼pGpµ<ÐH%h!(ü÷—ú€`dH d! F 0FAq)hHãh
@ hfiC#i3CC£iCãiC#jCC(`
! h‰ˆBÐ H€0ƒjel! @&®@³Cƒbelch @j«@Cƒb àc
!Qqqp½
 p½øÿý¿@€ÿÿøµFŒF 0
y%
)    Ð
&qAy'
)Ðq%(Fø½ ø½!Aqçc h
hII
`aF Fþ÷Pÿ k( h
h
Ð"à"‘C
` h
h
"C
` h
h1C
`ÛçpµFð:úF`ÐHx$ð2ú@ BúÓp½ pµFð(úFð%ú¨BúÓp½øµNF0|F
(Ð
 0tHÿ÷*ø
Ð!à ø½ ÀC8`lhà Fþ÷•ÿHÿ÷ø
FHBh#šCB`BhCšCB`)
Ð<`à€4¨hjhÀ
€ BäØ 0tFø½ä     Pà@HAh"CA`Ah
"CA` pG @øµLF |F
(Ð
  t    Hþ÷àÿ%(Ðà ø½ea>`Hþ÷Õÿ%tø½ä     PÃHAhÉÐïór¶JÂ`JÂ`óˆAhÉÑAh‰ Õïór¶    Ja    Jaóˆ@h€
Õ
 pG pG @ïÍ«‰¿®Œðµ"bà
#“@F@\Ж0M¶u¯h¬F•.%µ@®F=@'?¸B
Ñ'à(O¸B
Ñ
'à'O¸B
Ñ'à%O¸B
Ñ'
à$O¸B
Ñ'à"O¸B
Ñ'à'·@¯BÑM.h¦C.`nh¦Cn`îh¦Cî`®h¦C®`eF­htF¥CdF¥`hV$´@%C`Õ­-.j¬FUï%½@®CeF.bÅh¥CÅ`EhCE`ƒh£Cƒ`RFÓ@™Ñð½
@PPPPP
@µ
!‰LˆBÑðŽÿ`‰@`ðÓø½
(üÑð„ÿ`x
(
Ñðµú  ½ µIJiBÐHaÿ÷Üÿ½
@øµ#$
%Âà2F.Fž@´F2@yÐy¶¶
.
Ð.цh'F¶F^·@–vF¾C¶FÏhž·@vF7C‡`FhgF¾CyÿÿŸ@7CG`yöC¶ÐÆh'F´F^¶F·@fF¾C´FhvF·@fF7CÇ`y¶¶.ÑÞ¶6–6j_´Fþ'¶F·@fF¾C´FivF·@fF7Cž7bh'F´F^¶F·@fF¾Cy´F¿¿vF·@fF7C`Nh¶¶ZÐ0O~k.C~cŸ/N¿¾–¶h'´Fž6¶F·@fF¾C'?´F¸BÑ'à@à%O¸B
Ñ
'à$O¸B
Ñ'à"O¸B
Ñ'
à!O¸B
Ñ'àO¸B
Ñ'à'vF·@fF7Cž·`N¶hOh–CÿÕCO¾`þhOh–C¿ÕCOþ`~hOh–C¿ÕCO~`>hOh–CÿÕCJ`[
hFÚ@Ð7çø½@
@PPPPP
@i@Ð
 pG*
ЁapGbpG
H€hpG Hhx‰`pG µH$
h@"C
` ð
ø(
Ð
$
àðpù F½ @pµF M} )xÀû÷¼ÿ
FHhû÷·ÿ
ðƒø(    Ñ,Ò"!F@ð|ù l`p½
 p½ œ pGpGµð;þÿ÷úðSüLci¢iái jðüúþ÷nþ    ð¶û ‰@  ‰@ ðìúþ÷dû  bàa a`aðû½ pGpGpGµFh
hÉCÉсhÉCÉÑ
!A` Fÿ÷Çÿ h
hÉC‰ԁhÉC‰Ô!A` Fÿ÷·ÿ h
hÉCIԁhÉCIÔ!A` Fðñø h
hÉC    ԁhÉC    Ô!A` Fÿ÷Ãÿ h
hÉCÉԁhÉCÉÔ!A` Fÿ÷Žÿ h
hÉC‰ԁhÉC‰Ô !A` Fÿ÷©ÿ h
hÉCIԁhÉCIÔ@!A` Fÿ÷šÿ½øµÐ%F 5¨{(Ðà
 ø½ hs FðHø ¨s hÂh„Fch
+Ð
 ¡jÀB
Ñ ‚CHaiB
ÐH@H¦h@F0Cgj&j>C0C¦j0CC+Ð
+Ð
"Ò–BÑ#iâhCC
J‘BТiCâiCFCaFÈ`
 ¨s ø½#iâiCCãçÿÿ?ÿÿþñÿµhIˆBÑHkÂCc"F  ð{ø  ðlø½|@@hÀipGøµF %F 5F¨sHhÃC` hÂh›CÂ` hi
&2Ca"h P` ha! Fð¹ý(Ð!h H` hGa! Fð®ý(РFð3ý¨{(Рhh1C` h
i1C
a h
i"C
a®s ø½
@pGHAk
"CAckCcpG@(    ÛÁÉ
 ˆ@I`¿óO¿óopG€áà(ÛÁÉ
 ˆ@
I`pGáൠ   ðïú½¿óOIHÈ`¿óO¿ýçúíàH
h‚C
`pGp@ðµJhMT-j#@íí+Ð-Ðh¦C`h¶¶C` Hi&7Ca
) Ð@¿ ¿ ¿
i±C
a+Ð-Ðh C`ð½0¿òçp@
@íàøµFx'YM€tÕXN@>°kÀÔ°k©C°c
'TH
hÉÔ
h‚C
`ÿ÷ãýàÿ÷ßý™@d(7ØKHhÀõÕ2h!    `h
@
@‘BЁ‰)Ñ1h‰
Õ
 ø½*i!    
@"Ð@BРx€1Õ(i*iˆC
!É
C*a*iŠC*a(aÀÕÿ÷¬ýàÿ÷¨ý™A1HB
Ù ø½(i€óÕ x€Õahˆ€(Ñ2h‚C
@
C2`(i"ah@C(a/бk
 C±c xÀÐèh¡h€€Cè` x€Õèh!ˆCáhCè` x@Õèh!‰ˆC!iCè` xÕèh!    ˆCaiCè` ˆÀÕèh!    ˆC¡iCè` xÕèh!‰ˆCáiCè` ø½@@p@ˆøµF8Ð^HhÀÀ°BÒ[L h@@0C `ÿ÷.ýFàÿ÷*ýÁVHBzØ hÀÀ°BôÑ(xRL€Õàhð!ˆC©hCà`(xÀRÐhh(Ð(Ð!h
(
Љà!h‰
à!h‰
)Û
 ø½Iùçáh‰‰
Cá`ÿ÷øüFhh(
Ð(Ð
(Ð)àÿ÷íüÁ7HB=Øàh€(ôÑ!àÿ÷áüÁ1HB1Øàh€(ôÑàÿ÷ÕüÁ+HB%Øàh€
(ôÑ    àÿ÷ÉüÁ%HBØàh€õÑ!H
hÉɱBÙ
hII1C
`ÿ÷´üFààÿ÷¯üÁHB
Ù ø½HhÀÀ°BñÑ(x@Õàh!    ˆCéhCà`(xÕàh!ɈC)iÉCà`ð:øáh    J        Q\È@I`Hhÿ÷¢üø½ @ˆ@¤B
œ ” HIhÉhJIIQ\È@pGœ @½B
HIhÉhJ‰IQ\È@pGœ @½B
pµJÓhI @(ÐN(Ð(ÐPhA
 ÀIˆ@p½hÀ
ÕFp½(Fp½0Fp½˜L \œÓhdÛ
Õ1FàhÒÔ)F    ð¤ø"F#û÷-üp½@    =´B
þµ~Ð÷Lçh æh@
 @(xÀGÐ/Ð/
Ñ
 †BÑ h€<Õhh(åÐ8à
 ihBÑ!h
C!`à#
"’™B!hÑC!`ñçC!`!h
@‘ hC `hh( Ðÿ÷Ùûàÿ÷Õû™@d(~Ø h€öÕàÿ÷Ëûàÿ÷Çû™@d(ðØ h€öÔ(x€]ÕèhÕ"h !
C"`ˆC    #/ Ð/
Ñ.    Ð(<Ð!h™C
C!`ÿ÷¦ûF(à!hI
Õ(ŠÐah"‘C*iCa`!h™Cà‘á
C!`ÿ÷=ÿáh    
´I‰\È@´I`´Hhÿ÷¥û(tÑ àÿ÷~û€(¨Ø h@÷Õ`h!    ˆC)i    C``à h@@ `ÿ÷iûFàÿ÷eû€(Ø h@÷Ô(xÀaÕ/ Шi(KРhÿ!
1CàÆà `ÿ÷NûF-à h€Õ¨i(¥Ð`h!IˆC)jC```h)
    C``(jA
 ÀIˆ@áh    
†I‰\È@…I`…Hhÿ÷Hû(Ñ(àÿ÷!û€(¡Ø h€÷Õ`h!IˆC)jC```h)
    C``àáà!hÿ 
0C!`ÿ÷ûFàÿ÷û€(rØ h€÷Ô(xnN$Õhi(0iÐ
!C0aÿ÷íúàÿ÷éú™@(ZØ0i€öÕà@@0aÿ÷Üúàÿ÷Øú™@(IØ0i€öÔ(x@eÕ  kÀÔ k
!    C c
 SH
hÉÔ
h‚C
`ÿ÷¸úàÿ÷´ú™@d(%ØJHhÀõÕÿ ªh
0‚BÑ1i
C1aà
!‰*Ð#šBÑ2i
C2aïç2i‚C2a0iˆC0a¨h(Ðÿ÷Œúà^àÿ÷‡ú™A6HBWØ0i€õÕ àÿ÷|úàÿ÷xú™A.HBHØ0i€õÔ˜(Рk
!    ˆC chj(eÐ/LÐ
&6( hаC `ÿ÷ZúF/à°C `ÿ÷TúFàÿ÷PúÀ("Ø h€
÷Ôéj¨jâhC)ký#šCCCà` h0C `ÿ÷:úFàÿ÷6ú@(Ø h€
÷Õ/àÿ÷-ú@(
Ù þ½ h€
õÔ$à@¤B
œ ” @@p@ˆ
(êÐàh
!    ªj
@‘BÑ!‰êj
@‘BÑ!‰@)kˆB
Ð
 þ½ þ½pµÐ%F 5hx(Ðà
 p½ (p FðFø hp hÁhÉCÉ7ÕÊ!Ab!hS Hb Fðù('Ñ hhJ@`!hˆhbh£iC"iCCˆ`!hàha h
i"‰C
a Fð&ù(Ñ!hÊl’’ÊdbiáiC"hÓlCÑd"hÿ!Qb(
Ðp½ 
!ipp½¿ÿÿhIˆBÑH
i
"’C
apG(@@@pµF!h
HÈ`ÿ÷ù}&Föàÿ÷‰ù@°B
Ù p½ hÀh€ôÕ p½_ÿ
øµÐÿ'`j7%(
Ð%aea&F@6¥bp|(Ð
à
 ø½`h¸BóÐåañç5t Fð?ø!qt hh@#šC`!#¢h`h›@8@CãhŠ@C#i@!}CÉÉC¡i“@Cái8#@C!j€#@C¡j“@C!h` i!@aj#@C!hH` hÁi‘CÁaee
 pt ø½µ†°F!hFû÷ƒùI hˆBÑHAk‚CAcÁj
"CÁbÀj!@à  
 ‘‘ iFÿ÷ø°½0
@@ÿµFF@5(|'°F
(    Ð
 (tÿ÷æøh|
(Ð'—à °ð½˜(tÐ.rРht `e™!c¦†æ† c ‡à‡`d d
" hÒ@!BÑ hhŠC` hhC` hhRÔh
C`
!àhɈB`h(Ñ(
Ð
.Ñ k!hˆÈ`à hh‰    Õ!k    ˆÁ` k€ càŽ@à†àÿ÷–ø™A˜BÓ@Ðà(ÐàŽ(âÑ(à';à(
Ð
.Ñ k!hxsà hh‰    Õ!k    x
s k@ càŽ@à†àÿ÷mø™A˜BÓ@ÐÜçà(ÙÐàŽ(áÑ Fš™ðþý(
Р `e h(Ñ hÁh€h`m(
Ð
'
à
 ht (t8FdçÿµFƒ°
 %F@5(|'F
(Ð
 (tÿ÷4ø
h|ah
( ÐÊý:Ñ¡h)Ñà °ð½(
Ð'Ðà˜(zИ(ûÐ.ùÐh|(
Рht `e™¡c懦‡™!c憦† d`d h
hIÔ
h@"C
`
!àhɈB`hGÑ(
Ð
.<Ñ k!hˆÈ` k€ càŽ@à†1à hh‰ÕáŽ) Й
)
Ñ!k    ˆÁ` k€ càŽ@à†  hhÉ Ðá)
ÐÀh¡k€ k€ cà@à‡
 þ÷Âÿ
™A˜BÓ@
Ð'fààŽ(ÊÑà(ÇÑHà(
Ð
.>Ñ k!hxs k@ càŽ@à†3àMà hh‰ÕáŽ) Й
)
Ñ!k    x
s k@ càŽ@à†  hhÉ Ðá)
ÐÀh¡kp k@ cà@à‡
 þ÷yÿ
™A˜BÓ@еç(³ÐàŽ(ÉÑà(ÆÑ F
š™ðý(Ð
'  `e à h(Ñ hÁh€h`m(
Ð
'
à
 ht (t8F$ç    Iµ@ˆB
Ù
 ½L`a!ðçû  a  a ½ÿÿÿààðµF 2~
+!Ð
%v#Svhth³hp'¼Ch'Cw`h¬ BР   L BР   L BÐL Bр$Ih£CC`Uv vð½ ð½@
@
@F 2~
+Ð
#vh
e vpG pGµ†°F!hFú÷Yÿ I hˆBÑHÂj!
CÂbÀj@@ ! 
‘‘iFHþ÷íý°½@@PøµFF 60~' F
(Ð
 0v*Ð*Ð*/Ð*>Ð
' 0v8Fø½ ø½ hðÍý hi"Ca h‚i!ŠC‚a hiêhà hðÔý h‚i
!É
C‚a hi
"’‘Ca hiêhCaÒç hð×ý hÁi"CÁa hÂi!ŠCÂa hÁiêhà hðáý hÁi
"ÒCÁa hÂi
!‰ŠCÂa hÁiêhCÁa«çpµÐ,F 4`~(Ðà
 p½  v(Fðø `v)(hð8ý
  w vàv w`w`v p½hIˆBÑHk"CcpG@@pGpGpµÐ$ àg h
hII
` h%` hE` h…` Fðžù F€0E`åg`%fef`4%v p½
 p½µðäÿ½øµhFÐih“h¤MF.@%F€5.qТOÞö@7C~ÐÇÐÏÕ
'bjh:Cj`‚ÕÚÐ'h":bjh':Cj`BÕÚÐ#h"bjh#Cj`    Õ "
@2CÐ#h"bkhCk`    ÕJ
Õ
"#hÒbjh #Cj`jh*9ЀՈÕ¡n)
РFˆGhh!h‰hIÔ(!B-РFð²þ!hˆh@"Õïó€
"‚óˆŠh@#šCŠ`€óˆ`o(ÐpIc`oþ÷0ú(Ð`okààà†ՎÕ¡n¯à FˆGø½ Fÿ÷pÿø½ Fÿ÷lÿ h`ø½&n
.}ÑÆ{ÕÎyÕ#b"hh&F@@6(IÚaoh@hèÐ7‹‡BåÙpƒhh€4Ôïó€
!óˆh
¹C`€óˆïó€
!óˆ!hŠhRRŠ`€óˆïó€
!óˆ!hŠh@'ºCŠ`€óˆ  (`  fïó€
!óˆ!h
hšC
`€óˆ`oþ÷¡ù `f0‹q‹@²4à0‹q‹@²p‹(Ð)›Ðïó€
&†óˆhÿ'!7¾C`€óˆïó€
"‚óˆ"h–hvv–`€óˆ  (`  f fààïó€
"‚óˆ"hhC`€óˆ `f Fÿ÷´þø½ÅÕ[Õ
 b Fÿ÷ªþø½ÕÕán)ÐLçø½@üÕHúÕ Fïó
#ƒóˆh@$£C`óˆ !Ág!Áfð‰úø½ 
¹
µÐào(Ðà
 ½!x 
U Fðmø$ àg h
hII
` Fð½þ
(ìÐ`j(РFðü hAh    "Ò‘CA` hh*"‘C` h
h
"C
` Fðnü½µFhK"I˜BÑHk
#›˜CHc!IFþ÷çú àK˜Bшk
#[˜Cˆc!Fþ÷Ùú þ÷úý½ JBûшk
"Cˆc    Hþ÷Éú!Hþ÷Åú`oþ÷
ù çç8
@@D@P@PP𵇰F!hFú÷¡üIK:h$HH&!%šBÑBk+CBcÂj
#CÂbÀj‘@H 
–•”iFþ÷.û"F þ÷Éý à8KšB Ñ‚k
#[C‚cÂj
#CÂbÀj‘@  
–•”iFþ÷ û"F þ÷¨ý þ÷™ý°ð½'KšBúтk
#C‚cÂj*CÂbÂj*@’Ãj"CÃbÀj
–@P ”iF–Hþ÷ãú  
–•”iFHþ÷ØúMH(`¬`  ì`h`la€ ¬a(a  ,bèa(Fþ÷÷ø(
Ðý÷8ù}g"F ¯bþ÷\ý ²ç8
@@D@P@PP@œ     pµ€#X +
Рp½)Ð*    Ð
$ƒh$£BÑi+ÑË
Ð
 p½#fKhœBÐchÕïóƒ
%…óˆ%h
&¶5C%`ƒóˆðŒþp½H@pµ€#X +
Рp½)Ð*    Ð
$ƒh$£BÑi+ÑË
Ð
 p½#fKhœBÐchÕïóƒ
%…óˆ%h
&¶5C%`ƒóˆð°þp½H@µð!ý½pGÿµFÀoƒ°F F (Р°ð½-Ð/    Ð
 ¡hBÑ i(Ñè
Ð
 íç!„ 
Q! àgþ÷    û&F@6
7‚w‚
 ¡hBÑ i(Ð/F%à'à"€! Fð.ÿ(Ñ/Ð!h8xˆbpŠ@p‚pŠ
›(˜éÑ"@! Fðÿ(
Р àg ³ç(ˆ!hÀÀ ˆb­äç  àg ¨çpµFÀo (
Рp½)Ð*    Ð
# h˜BÑ i(ÑÈ
Ð
 p½ F@0ád‚B‚ %F€5h`!!ág!o)ÐKËb#oIc#oIYc!oFˆc&hál2F(2 oþ÷!ø(Рh`  àgÖç!h@ bïó€
!óˆ!hŠh€#CŠ`€óˆ p½Õ
!
Í
0µÃo +
Р0½)Ð*    Ð
#„hœBÑi-ÑÍ
Ð
 0½Ád
F@1
‚J‚!„"ÁfP!!ÁgœBÑ
i)ÐIÁfïó
"‚óˆhh€#C`óˆ 0½
IîçC
å
µðÁü½pG𵅰F% &',Ð`h(
Ñ°ð½ h@(Ùùç%.à Fðäø.F à`j‚]« F™ðzùF/ Ñ`jàj
`hšÒ€jFAh Fð§ø
à/Ñà¿v˜@àj°BÜØ¿/Ñàmàj¨BÍØ¿¿Âç´8µF F¨ái i›šð2þ b     Hx
(Ñ!j iðyú)F F#j¢iðø8¼¼°G° µF k
ð'ú ½øµF FFF:F1F Fci˜G(
Ñ Fÿ÷éÿ”K*F! k
ð¦úà”K
"! k
ðžú ø½5¯%¯pµF F€! F
ð=û(hàchh``¨h `èhà`(i ahi`a¨i aèiàa  b(j`bhj b àb!0 
U¨j`c F80
ðìù(РÀCp½ Fðøúç
F)
Ñ@pGHh`
H
` ÷笠pµF FF-Ð-Ð-Ð-Ñà¿¿¿ Fÿ÷ÿà¿¿2F)Fàkðõùp½
HxpG° µF
"@!`ú÷’ù½µ$Hhà F!iˆG(ÑHx
(Ñáj`j
ð8û
(Ñ`jð?ùàáj`jð†ù ð7ù Fÿ÷Ùþ àb$h,Ýѽ¬ °  
µF"! Fÿ÷¡ÿ½µF"! Fÿ÷™ÿ½pµF F Fð,ø
(
рp½"hPáhú÷Çø!`#i!hYC£hÈ)F"iú÷(ù í絁`Â`a
$D`$`½µF"hPáhú÷«ø`hB
Ñ
 ½ üçµF"háhú÷ø`hB
Ñ
 ½ üçpµF F Fÿ÷Þÿ
(
рp½#i`hXC£hÁ(F"iú÷îøbhPáhú÷~øa` íçðµF F&!à F@0@\
(ÑÏ`hÀY@]BР'F@7xTàvÏ`hÀYoÀ](Ñ+Ð` ð½I hˆBÞØ.
Ñ öç
 ôçpµF F,
Ñ@p½¿ h¨BüÓ h@ `bhPáhú÷;øa` ïçpµF F,
Ñ@p½ h@ `¿áh hˆBûØ¢hPáhú÷$ø¡` îçÿµ°F FF'.И(Ðáh hˆBÓ ÀC°ð½!hàh@¨BÒ ÀCõç h@áhˆBÙ¡hàhG!hàh@éˆBÒ ÀCäç¢hÐáhù÷ðÿ1`y˜
` Ùç
FHhpG
FˆhpGF*
Ñ@pG P```Ñ`¿÷ç
F)
Ñ
 pGh(
Ñ
 ùç ÷ç
F)
Ñ
 pG
hÈhB
Ñ
 øç öç´µHÿ°@x‚°(а°¼ °G
!ƒ«IhF‚šðüIFˆBÙ
FiF ðÚùèç¤
 ÿ
´µHÿ°@x‚°(а°¼ °G"iFFðÁù
!ƒ«IhF‚šððûIFˆBÙ
FiF ð±ùãç¤
 ÿ
ðµFHFAx‘°)#Ñx
( Ñ
',
Ù%à%F@!
¨ù÷áÿ@#
ª)F0F—
ðÌø
¡
¨ù÷áÿ
¨ú÷øF
© ð„ùdv,ßÑ °ð½¤
  
µJRx*
Р½
F
F ðlù½¤
 ÷µ‚°F F'&`ˆ
( Ñ i(
Ñ`hh
•¢! Fãhü÷ ýà© i@Xx-(Щ i@Xah    h‘
¢! Fãhü÷Œýfhóh)F Fš˜GFàph(ÐphÃh)F Fš˜GFvhà
à
/ðп°ð½FSM:%-8s STATE:%-28s EVENT:%u 
FSM:%-8s STATE:%-28s EVENT:%s 
ÿµ°FFF%,
Ñ°ð½0! Fù÷@ÿ
˜ `˜ af`ç`!¡babHˆ €˜`€Hh`aH`    Hˆ@I€ehàe`"F Fÿ÷nÿ­h-öÑ¿Ôç  F*
Ñ@pGÑb ûçÿµƒ°FFFŸ  ˆ¹²C˜K1F(Fšðÿ°ð½y~÷µ–°FFoh$ <F*àl`"
!(Fÿ÷2ÿ¦BÑ!(Fšÿ÷+ÿàP!
¨ù÷Øþ«
ª!F0Fü÷óü(Ñ
à˜hh`!(Fšÿ÷ÿ˜@h˜(ñÑàdh,ÒÑ¿´hàl`!(Fšÿ÷ÿ¤h,öÑ°ð½
nàF|2KÓ\STIÂmŠBöØpGµÂmQàF|2T\KÔTInŠBöݽpµFF¨y(Ð
(.Ñà¿C,ÐÜA,ÐB,"ÑàD,Ð~,Ñ"!(Fð@ûà"!(Fð:ûà"!(Fð4ûà"!(Fð.ûà"!(Fð(ûà¿¿,àC,ÐÜA,ÐB,"ÑàD,Ð~,Ñ"!(Fðøà"!(Fð{øà"!(Fðuøà"!(Fðoøà"!(Fðiøà¿¿¿¿p½pµF FC-FÐÜ- Ð3-%ÐA-=ÐB-MÑ;àD-;Ð[-Ð~-FÑ$à y(Ð(Ñà¿
  qà  q¿¿9à y
(Ñ  qà  q¿¿.à y(Ñ  qà  q¿¿#à y(Ñ)F Fÿ÷Xÿ  qà  q¿¿à¿¿¿ y(Ñ)F Fÿ÷Fÿ  qà  q¿¿à  q¿¿ yp½÷µF F    -Р fàf+ðòù
ýFËüûúùø÷ý`y(Ð
(7Ñà¿àmc(/Ò À
 i˜ˆG Fÿ÷ÿ˜!F|1"nˆT n@ fàm@àe&n'    à"F|2]"Ò
¢‘iˆGvàm°BòØà À
 i ˆG8F(õÑ¿ `qà¿¿>âàm(Ñ À
 Aiþ ˆG4â`y(Ð
(VÑà! F|0âmTd"aoQCFÈ2ˆ!F|1ù÷³ý`o@`g`o
(
Û `g o@ g o
(
Ó
  g6à¿¿d" oPC"Fÿ2E2d"æH ù÷$ý&oà
!pù÷³üFd"zC#Fÿ3E3Ñd"rCÐd"ù÷ý>FaoF    0
!ù÷µü±BåÑd!qC"Fÿ2E2ˆd"ÒIaù÷ýüà¿¿ À
 AiЈG Fðý F|0ðTü ðûü  fàe`o
0 g À
 AiÄ ˆG¹á`y(Ð
(UÑà¿ o(ÑPà o
(Ñao oˆBÑ o
(BÐao
1¢oˆ
!ù÷Vü oB8Ð!oF    0
!ù÷Mü!gd" oPC"Fÿ2àáÛà–à„àvà+à…áE2 F|0ù÷ý F|0ù÷îüàeàm f À
 Ai¡ ˆGd#"oZC#Fÿ3E3Ð"Ò
¢QiˆG À
 Ai™ ˆG
 `qà¿¿[á`y(Ð
(AÑà¿ o(Ñ<àaoF    0
!ù÷ü oB/Ð!oH
!ù÷ûû!gd" oPC"Fÿ2E2 F|0ù÷Êü F|0ù÷¤üàeàm f À
 Ai| ˆGd#"oZC#Fÿ3E3Ð"Ò
¢QiˆG À
 Ait ˆG
 `qà¿¿á n(Ý n@ f À
 i ˆGáám nˆBÒ"F|2#nÐ\"Ò
¢‘iˆG n@ fóà`y(Ð
(;Ñà¿àm(3Рn(0Ý À
 i ˆG&n
'    à"F|2]"Ò
¢‘iˆGvàm°BòØ À
 i  ˆGà À
 i ˆG8F(õÑ n@ f Fÿ÷Gýàm@àe¿ `qà¿¿¯à`y(Ð
(7Ñà¿àm(/Рn(,Ý!nàmˆB(РnF
'    à"F|2]"Ò
¢‘iˆGvàm°BòØ À
 i  ˆGà À
 i ˆG8F(õÑ Fÿ÷ýàm@àe¿ `qà¿¿oà`y(Ð
(fÑà¿àm(^Ðàn(
Ñ
 àf!F|1 Fà0âmù÷}ûàm`fBà nð&ûF!Fà1bnù÷êû(4Ñ À
 Ai ˆG nðûF À
 Ai0FˆG nà 
>, 
> > >ðúúF1F F|0ù÷µû F|0ù÷ûàeàm f n@ fà n@ fðÞú¡nˆB·Ø¿ðØú¡nˆB
Ø  f `qà¿¿à¿¿þ½÷µFF3ðeÿ    òNòò°½Øñòàmc(CÒ y
(Ñ À
 i* ˆGà À
 i˜ˆG Fÿ÷uü˜!F|1"nˆT n@ fàm@àe%n'à y
(Ñ À
 i* ˆGà"F|2P]"Ò
¢‘iˆGmàm¨BèØà À
 i ˆG8F(õÑ ááàm(    Ñ y(Ñ À
 Ai‚ ˆGÿà y(Ð
(LÑà! F|0âmT À
 Ai} ˆG
  q  fàe"F|2! F0ð{ý4à! F|0âmT àe"F|2@! F0ðlý!F1 F0ð‹ù(Ñ À
 Aim ˆG  q  fàe`qà À
 Aij ˆG À
 Ai[ ˆG  q fàeà¿¿ªà n(Ý n@ f À
 i ˆGàám nˆBÒ y
(Ñ À
 i* ˆGà"F|2#nÐ\"Ò
¢‘iˆG n@ f‚ààm(?Рn(<Ý À
 i ˆG%n
'à y
(Ñ À
 i* ˆG    à)àfà"F|2P]"Ò
¢‘iˆGmàm¨BæØ À
 i  ˆGà À
 i ˆG8F(õÑ n@ f Fÿ÷nûàm@àe¿>ààm(9Рn(6Ý!nàmˆB2РnE
'à y
(Ñ À
 i* ˆGà"F|2P]"Ò
¢‘iˆGmàm¨BèØ À
 i  ˆGà À
 i ˆG8F(õÑ Fÿ÷0ûàm@àe¿à¿¿þ½ 
username:  
password:  
Welcome! 
> 
User verify failed.8µ $AHh|àràðêùFhF
x Fÿ÷sû(Ðgà h(:IˆBÙ¥`  q àe f y(Ð
(+Ñà¿hFx (ÑhFx! Fÿ÷IþàhFx
(ÐhFx(Ñ"! Fÿ÷;þàhFx    (Ñ"    ! Fÿ÷1þàhFx
! Fÿ÷*þ)àhFx (ÑhFx! Fÿ÷ûàhFx
(ÐhFx(Ñ"! Fÿ÷ûàhFx    (Ñ"    ! Fÿ÷uûàhFx
! Fÿ÷nû¿¿¿ À
 ÁihFˆG(„Ð$h,€Ñ8½  @wI    h
`!q
I`pG  F pG¿ïó€(ÐpGHh(Ñ
 €óˆ¿¿Hh@
I`¿îç pµF Fð£ø(ÐðŸø!É
@i(Ðð—ø"Ò
€
i ˆG p½pµFF!#*
Ð,Ñ ÀCp½!#àÈ M(X(ÑØXÍ
NpQ؀@hͭh`Hh@M(`[IP)
Ò£BäÓ Þç, ( ðµ•°F&àd x (ûРFù÷Ûø(
Ñ°ð½ Fù÷ÔøFà 0pv0x (ùÐ#
ª ! FðxûF%àéJPX!Fù÷Ãø(
ÑèI@
©Bh8FG(Ñààmðø¨BçØ¿ Íç, 
HhpG( 
FHhB
Ó pGÈJXúç( , 
HhpG$ øµFF%6à$àÿ÷ñÿ(Ðÿ÷íÿ!É
@i(Ðÿ÷åÿ#Û
Ài(ÀKX Gd,Úÿ÷¾ÿ)ˆBßØÿ÷Ñÿ(Ðÿ÷Íÿ!É
@i(Ðÿ÷Åÿ"Ò
€
i ˆGmÿ÷¤ÿ¨BÄØ ø½, %-16s 

I`pG$ 
F )Ó ÀCpG
" HCKP" HCÀ‚` òçÀD pµF$-
Ñ@p½$à `CIX(Ñ
! `CJPàd ,ðÓ¿ ,Ñ þ÷Žÿ ÀCäç,` áçÀD timer ID is full 

HhpG µ$¿Aà `C!IX(:Ñ `C@€hI    h     `CJ€ÀhB,Ù `CF@@i( Ð `C@y(Ñ
! `CP
à! `CJPH
h `C€`"bC    KÒi"bCÒQiˆGà
! `CJPd ,»Ó½ÀD  ðµF ,Ó ÀCð½& `CO>P `C>F€
qHh `CÀ†` `C>F€Â` `C€Ca `C€a ßçÀD  Hh@I`Hh@h!RHAI
`H`pG  ¿ïó€(ÐpG    Hh(ÐHh@I`Hh(Ñ¿€óˆ¿¿¿êç ÿµ°FF&# -Ð*
Ð,Ñ °ð½
˜
(
Ñ à `C@™ˆB
Ù ðç&à¨]™ðøF[PT™ðøF[PT
˜
(Ñ !F[Tv¦BäÓ ÐTFÏç
F    )ÜF00À²pG
)Û)ÜF70À²öç0 ôçpµF F)F Fø÷·þp½
F0)Û9)ÜF08àA)ÛF)ÜF78àa)Ûf)ÜFW8à À²pGµFF$àxÿ÷ßÿ!
DR[+öÑ F½µF#àxÿ÷Ðÿ
CRx(öÑF½pµˆ°FF (Fø÷§þF¨©ª«’
‘
¢1F(Fð1ø(РÀC°p½˜ p˜`p˜ p˜àp óç%d.%d.%d.%dFF!¿àP\ (ÛP\~(ÜàP\ (ÐP\
(Ñ
à pGI™BìÓ
 ùç´ðµ…°F "   ,Ð˜(Ñ °ð¼¼°G ¨Ïà)Ñ˜x%(Ñ˜@xe(ÐÉà˜x%(nÑ˜@˜x˜@˜e(wÐÜ*(Ðd(sÑàp(rÐx(ùÑ>àà x›x˜BÐdIà
à)ôÑ¿Rˆà&
––#%  ž Î–à xž.Ñ-(Ñ
&
––à0(    Û9(Ü
&–
&^CF0?óààdI)äÑ¿
ž
.
ÑÞCs-Ð+`RXà#%ž Î–à x0(Û9(Ü
F0?óàa(Ûf(Ü
FW>»
àCàA(ÛF(Ü
F7>»ààdI)ÝÑ¿-Ð+`R*àà$àÿçž
Ζ%#%F    à&xŸ?x¾B
Ð[ààdI)óÑ¿(
Ð`C`R à›
Ë“(Ð`R
#“à
 "¿¿˜
( Ñà x›x˜BÑd˜@I
à"à˜x(Ð*ç¿ Fç´øµFF%    ¨!F0F›šð ùF ¥BÓe(Fø¼¼°GµFF$àxÿ÷kþ
!aCDR[+õÑ F½ÿµFF!F#-Ð,
Ð*Ñ °ð½F[€Pàx
˜†BÑ pHF[¶QIx(
ЫBîÓFåçpµF%$x!0Fø÷ýF,ÑX!0Fø÷ýF,Ðdà xÿ÷%þ)
Ed x(öÑà0Fø÷@ýF(Fp½µFF!¿àX\ B
ÑX½I‘B÷Ó ùçpµF F,
Ð-Ñ ÀCp½
! F0þ÷Ýû F 0©hþ÷Øû òçpµF F,
Ð-Ñ ÀCp½
! F0þ÷Ýû F 0©hþ÷Øû òçµF,ѽ F0þ÷-ü
(
Ñ öç F 0þ÷%ü
(
Ñ îç F0þ÷ü!HC!h@åç|µFF% 
,Ñ|½ F0þ÷ü(
РöçkF
ª1F F 0þ÷¶û(
Рëç F0þ÷èû!HC!hE h
™@(`n`˜¨`(FÚçÿµ°FFF' hC™ˆBÓx°ð½ /FGC&`g``h€ `˜Áá`)F F0þ÷Àû F 0áhþ÷»û æçþçøµFF$àH.xa2    ¡mðéÿ˜2
¡@ðâÿdä²¼BêÓH "yBT
"BpH‰ðÑûø½ < %xpµ
$Md"!F(Fü÷|û"a(Fü÷wû
 ðþ
"!F(Fü÷oû
 ðþ"!F(Fü÷gûp½Ppµ
$Md"!F(Fü÷Zû
"‘(Fü÷Uû
 ðúý
"!F(Fü÷Mû
 ðòý"!F(Fü÷Eûp½Pñµ$
&O%Fv"1F8Fü÷6û
 ðÛý
"1F8Fü÷.û`
!‰8Fü÷"û(
Ðdä² ðÈýmí²-àӘ(Ðÿ÷’ÿ Fø½ÿ÷°ÿúçPøµ
&OFv"1F8Fü÷û$è    
Ð
"à"
!‰8Fü÷úúh
 ðý
"1F8Fü÷ðú
 ð•ý"1F8Fü÷èú
 ðýdä²,ÜÓø½Ppµ
"M”!F(Fü÷Õú
"V1F(Fü÷Ïú"!F(Fü÷Êú
 ðoý"1F(Fü÷Âúp½Ppµ
$Md"!F(Fü÷¶úf"1F(Fü÷°ú
 ðUý
"!F(Fü÷¨ú
"1F(Fü÷£ú
 ðHýp½Pøµ
"M–$1F(Fü÷”ú ð9ý
"W9F(Fü÷‹ú ð0ýàdä²ú,Ùÿ÷Âÿ
 ø½1F(Fü÷vú(ñÑ"9F(Fü÷tú ø½Pµ
H
Œ
)Ñ!
„ü÷'üHJ@8
ˆ‘BÑÀˆ(
Ñü÷ü½à8 ªUµù÷]ü(
РÀC½µú÷«û½µ"!Hþ÷û ½ø µF̎°
‘¢!¨<ðbþ4Ì
‘¢!
¨ðYþ"©Hø÷}úI, 9ÈuH"
© 0ø÷súHKy8
y  H‘
x H;€ˆ
‘¢d!Fÿ÷6ýIF9 ðÿ°½%.8lfm   8 %s,,,,,0,00,00.0,,,,,,*00,%X,%02x,%x,%d,%d,%d% 
µHð2øH@Axp7!  ðqø!! ðmø@!" ðiø!# ðeøª!0 ðaøH!
‡2 ð[ø
!3 ðWø_!  ðSøHð    ø
 ðQü½!  8 µ
F ð!ø(Ð
 ½µFÿ÷¹þ2 ÿ÷„þÿ÷ôþà²ÿ÷þÿ÷ïþÿ÷­þ3 ÿ÷xþÿ÷èþ ÿ÷AþFÿ÷Àþ F½µFÿ÷ßÿ p
 ½pµ FFÿ÷”þ2 ÿ÷_þÿ÷Ïþà²ÿ÷Zþÿ÷Êþ(Fÿ÷Uþÿ÷Åþÿ÷¡þ
 ðüp½µÿ÷ãÿ
 ½µHü÷Éù½ þµF'ïó€
 €óˆ4K!hÊÑ3HÇh €@ˆh
ÈhHiŽi*Ñ,I@9ŠjÍ*CŠbŠjªCŠb
F1C<Ð%I"hÊBÑ$IËh"’“CË`%F 5(Ð!h
i
#C
a!hHa! Fð7ø(Ѩs!h H`.Рh
i
"C
a h†a! Fð$ø(Ѩs!h H`H!hÁBÑHÁh"’‘C9CÁ` h
iII
a!h
˜ˆ`!h˜È`˜€óˆþ½„ÿ¿@@pµFH F$    Ihø÷½ø}!ÉHC1h@Ñ$h*FšC
Ð(öÑ Fp½ Nœ µ HI
`I`IA`IÁ`I L
a!hˆGH"@‰!ÿ0Ã0ðíþàj€G½±ÙB ÙÅÙ‰ÙaÙTH
 8 µ!H‘J
‘`ÁcB``"‚c
"aFÁ` 2pÿ#QpÂ3Cbbs
ca"AcBaÁaû÷Qû(
Ðr¶þçH€
iFHû÷õú(
Ðr¶þç½$
@¼ 𵇰!hFø÷ÆøTHÂj!
CÂbÂj
@’Áj
%)CÁbÁj)@‘Áj&1CÁbÁj1@‘Âj!
CÂbÀj
"@!FHü÷3ø! "    
ü÷,ø"!@Hü÷'ø"?I?Hü÷"ø
">I=Hü÷ø‘! 
"    ü÷ø     €'?$iF
—”1Hû÷'ÿ ”iF
•”-Hû÷ÿ iF
—•”û÷ÿ+H ”iF
•”û÷ÿ'H”iF
•”!Hû÷ÿiFH–•
”û÷üþ @ 
•”iFHû÷ñþè
”iF”Hû÷éþh
”iF”Hû÷áþ"! ü÷|ù ü÷mù"F ü÷tù ü÷eù 
"!û÷®ÿ°ð½@PP`à™á„µHI
`ÿ!1A`!`Á`
aAaÁa
"
bRAb‚ab!Ábü÷þ(
Ðr¶þç½0
@l µ†°$”H””
””I”
`!„`A`aù!DaÁ`ý÷    ù(
Ðr¶þ甩H”ý÷1ø(
Ðr¶þç` } 
”"iF”Hý÷ˆø(
Ðr¶þç!Hý÷Jø(
Ðr¶þçHý÷Qø°½@Ä µH
I
`á!IA`!`Á`
aaÁa"
bBaAbý÷sú(
Ðr¶þç½8
@ µH
I
`K!É
A`!`Á`
aaÁa"
bBaAbý÷Wú(
Ðr¶þç½D@Œ µH
I
`á!IA`!`Á`
aaÁa"
bBaAbý÷;ú(
Ðr¶þç½P@     øµÿ÷sü!…Hû÷Ùþ…M…N'…L(PРx(
Óü÷”ø‚L
  q‚I p`y(
Ð
(    Ñû÷;øÿ÷{üþ÷{ÿý÷™ýðEþzO8ˆ<(Ù`y(Ñ
 `q 8€àx(ÐtHðžþ à!qHð×ùqH(`8ˆ(Ù`y
(Ñ 8€ `qðü`y(Ñ
!Fü÷høð9ˆZ8ˆBÚ`y°àü÷Iøø½\Hq@y(
Óü÷Aø
!ITHû÷vþ(ÐVHpðàúú÷®úÿ÷üÿ÷&üþ÷&ÿý÷Dýððýø½SHx(LHÐpðIü
!Fü÷3øø½x(ÑLHAk ˆGDI
 pú÷Äÿÿ÷üþ÷ÿý÷"ýðÎýDHx(Рx(
Óû÷ÿÿAH
ˆ)ÝÐ'p€ðóù<L x@0Á²1H
0ÿ÷}ú (`'pø½0Ž
(5HЈ<(.Ó x(Ð*à
ˆ
)ðÓ€%HÀx(Ð&Hðþ à!$Hð<ù#H0(`ø½
  p$H€HÀx(ÐHðíý à!Hð&ùH0(`M(ˆ(Ó x
(Ñ  p/€ð
ü x(Ñ
!Fû÷¶ÿ0Ž)ˆ<8ˆBÑÜ x(ÑKçø½P à8  ô
   = ™Ì
 TH
á  øµü÷KùbL bbHð8û ðúú! ð¯ú b]Hû÷ñþàd!apÿ0‘0€²
!É ‚ˆB
Ó@ ‚UHû÷áþ TOUN
àRHû÷Úþ€² !ŠˆBÓɈBÓ! ðˆúF0BíÐebhrÕmЁ"Ò
! ð¡û! ðvúÁ²!p"CHð¦úAJ<ISxP‹t’xÊt
y!u@y<M`ujz *eÑ;K*xxšB`Ñêx"q*ybqêy¢qªzâp!u`u)FR13H÷÷ŸýàxB0HQ201÷÷—ý àq -I` Šú÷!ù r`z2(;Ò)H&âx
h%àpCßzhFp{CpˆˆBÑ0Fú÷GøIp21
Z zKAú3ZRbyd3TbzBÑRbrF ŠÈ:PRà àvö²–B×Óàx†BÑ!zbz‘BÑú÷#øàJ! ð"ûðùðýøø½Ø ¸ ˜:Ð'$h= Ž ø>  ˆ '$HpGH HpG( HpG8 JÑab
 Pp pGX
 HpGx I"HxJppGX
 µKFj*
ÐÙiG"!FH÷÷ý ½X
 ` I#
\TFpGa
 I#
\TFpGd
 µJSj+
Вj˜G ½X
 J
!T!ÒTFpGa
 J
!T!ÒTFpGd
 µ(    ÐJ
!‘pF€!Hþ÷šÿ ½ ÀC½X
 x I"ˆxŠppGX
  pGµF)Ò
F
FH÷÷¦üI U ½H µ)Ò ÀC½Œ,Ò
F"FH÷÷‘üI U ½( µ)Ò ÀC½Œ,Ò
F"FH÷÷{üI U ½8 I"x
ppGX
 pµLF¢i*
ÐaiG %ap½X
 þçpµMFi€
F
FF H÷÷Qü,pLnp k€G    Hx(Ñðuüÿ÷3þ"!Hû÷çûak ˆGp½* 4B TH
PµL k€GH"@‰!ÿ0Ã0ðúak ˆG½TH
 8 µL k€GH"@‰!ÿ0Ã0ðúak ˆG½TH
 8 µL k€Gak ˆG½TH
µHk€GH"@‰!ÿ0Ã0ðäù½TH
 8 pGøµ
'9FHû÷‰ûNL(Рx1xCÑ ú÷zø
  pM9F(Fû÷wû(Ðù÷{ÿ(Ð%ep x(Рú÷eø%p9FHû÷dû(Ñ5pø½ù÷žÿÿ÷òøßçP¦
 ô
 H
xd)Ù!    
à!    
bpG |µðûHM ÿ!h1i€êˆ2*
Òd!à}!ɊBÙé€)
)
Ù!)‡éŽC)
ÙC!醩Š;J‘B
Ñ
!©‚©Œ9J‘BÙ¨„5L8J@4!ŽK#F´>ۖBÓ
)8Ð#†á´9‘BÓã‡ix)
Ùx!i‡.J鏑p-Ip-H©ˆ
`- ð ÿhˆÂ²

. ðÿ፠
‘c"áŒ1 ðÿ!Ž7 ðÿá= ðÿàŠ
(
Ð(Ð(Ñ@ ðþþ|½
!!†Äça 
‘㎢ŽaŽ? ððþ|½HIH Fðêþ!ŒJ ðæþCIL "1ðáþAIN B1ðÜþ>IQ b1ð×þ|½ 8 ÿÿ'] ô
 Ž ˆ É豸ID: %x . 
¹Ì¼þ°æ±¾: ÌúЬ¶¨Î» V%d.%d.  
·þÎñÆ÷µØÖ·: %d.%d.%d.%d:%d. 
µ±Ç°Ô˶¯Ê±GPS¹¤×÷¼ä¸ô: %d . 
µ±Ç°±»²ðʱGPS¹¤×÷¼ä¸ô: %d . 
µ¥µã¶¨Î»Ä£Ê½Ä£Ê½.  
TCP_RTCMģʽ,·þÎñÆ÷µØÖ·: %d.%d.%d.%d:%d. 
 ; NtripHost:%s. 
NtripPort:%d. 
NtripUsername:%s. 
NtripPassword:%s. 
NtripSourcename:%s. 
µI€ ˆbÿ õ0ðœú½P#Fµ HšBÑðÀø½ŠBÑðWø    à*ЂBÑðù½ð    ø½*üÑðzø½µð/øð-øð+øð)øð'øð%øð#øð!øðøðøðøðøðøðøðøðøð·øðµøð³øð±øð¯øð­øð«øð©ø½H€!a¿¿¿¿¿¿b¿¿¿¿¿pGPµð“øð‘øðøðøð‹øð‰øð‡øð…øÿ÷Ûÿÿ÷Ùÿÿ÷×ÿÿ÷Õÿÿ÷Óÿÿ÷Ñÿÿ÷Ïÿÿ÷Íÿÿ÷Ëÿÿ÷Éÿÿ÷Çÿÿ÷Åÿÿ÷Ãÿÿ÷Áÿÿ÷¿ÿÿ÷½ÿ½µÿ÷¹ÿÿ÷·ÿÿ÷µÿÿ÷³ÿÿ÷±ÿÿ÷¯ÿÿ÷­ÿÿ÷«ÿÿ÷©ÿÿ÷§ÿÿ÷¥ÿÿ÷£ÿÿ÷¡ÿÿ÷Ÿÿÿ÷ÿÿ÷›ÿÿ÷™ÿÿ÷—ÿÿ÷•ÿÿ÷“ÿÿ÷‘ÿÿ÷ÿÿ÷ÿÿ÷‹ÿ½µÿ÷‡ÿÿ÷…ÿÿ÷ƒÿÿ÷ÿÿ÷ÿÿ÷}ÿÿ÷{ÿÿ÷yÿðøðøðøðøðøðøðøðøÿ÷gÿÿ÷eÿÿ÷cÿÿ÷aÿÿ÷_ÿÿ÷]ÿÿ÷[ÿÿ÷Yÿ½H€!a¿¿¿¿¿¿¿¿¿¿¿¿¿¿¿b¿¿¿¿¿pGPµÿ÷áÿÿ÷ßÿÿ÷Ýÿÿ÷Ûÿÿ÷Ùÿÿ÷×ÿÿ÷Õÿÿ÷Óÿÿ÷Ñÿÿ÷Ïÿÿ÷Íÿÿ÷Ëÿÿ÷Éÿÿ÷Çÿÿ÷Åÿÿ÷Ãÿÿ÷Áÿÿ÷¿ÿÿ÷½ÿÿ÷»ÿÿ÷¹ÿÿ÷·ÿÿ÷µÿÿ÷³ÿ½øµFh%ÁhIÔÁh€"CÁ`û÷±ø'FF 7    àû÷«ø} ÀBÙ xp
% hÀh@
Ô-ïÐ(Fø½pµFh%Áh€"‘CÁ` h€h€Ô Fû÷öþ(Р 4`p
%(Fp½
 pGµ( Ð
J!ËÔX„B    Ø››hƒBÙȀ{½ ½Iɲ)íÓþçÄH
µð%ÿ(Ð(Ð(Р½ ½
 ½ pGµL aHð ÿ 
ðú
 
ðù!F
ðTø! 
ð8úH#F
F
ð‹ø  p½0 Íáÿÿøµ
!‰4Hû÷ ø
(bÑ2L  pðÛþF0HðÍþèРi(Ðh(ЀG¨Õÿ"iF)Hðÿ(H8ðÕþ i(Іh.    Ð#H #8"ÃV‚VhF
xH°GhÕ i(Ði(ЀG(
Õ i(Ёi)ÐèCÀÀ@ˆG¨Õð£þ(ÐðŸþ(Ðà i(Ð@hà i(ÐÀh(ЀG¨Õ i(ÐÀh(ЀGø½P0 ÿÿHC pµF
%ð¥ø F
ðòø ð3ø
 ú÷„ýð<ú(Fp½
I
 ˆppG0 pµ%
 ðø 
ðù$
 ú÷nýðºþÀÀ @dCä² ,òÓðú(Fp½µð?ÿ½µðCÿ½µð£þ½µF#FIHðÇÿH@x(
ÐHà 

ð×ø½ÿÿ0 ÿÿÿµFH#F
Fð­ÿH@x(
ÐHà 

ðÏø½ÿÿ0 ÿÿÿpµFHF#F
Fð”ÿðIþ
FH
)    ÐrH
ð
ø"!F(Fð<ÿp½Äsôç
HD µ
ðgø½µKJ
(ÐÐy
(ÑprHðãÿ½pÑsøç0 HD µ
L
(Р
ð-ø `p½
 
ð'øax xB÷Ð`pðø½3 pµFHpDp
 ÿ÷àÿ €
E,Ð4!
ð²ùD!à!
ð­ù$!(F
ð©ùp½3 ÿµ‡°FYIšŸ›Jp™)ÐUIpàSIÿ"
pSL
F F(0%F 5
)Ð
)nÑ 
ðø˜À²ð ÿ
#+rð²(vIJ™Q\iv
™©v™)\Ð
)\Ð]à 
ðvø (r æb(u˜ÿ÷ þhu  pø`€  q `q  q™
 A@4Oáq9x!r™)Ðò `r  r
ðAø(z(Ð
 ÿ÷mÿ
˜ðèþ*HðAÿ+ È‘¨
ðGø)H
ð§ø0F÷÷VùFF &I÷÷¦ø"÷÷ùF F˜÷÷Hù"F+F÷÷2ø"K÷÷.ø÷÷`ùø`°ð½.    Ð.Ð!év#p(Ð(ÐàFöç/Ò  à§˜    M s(xàs˜ t˜`t
 ÿ÷ÿ
˜ðšþHðóþ    Hè`Ôç0 HD ÀH
Á”Áÿ
ð?@@ÿÿµð©ÿ½ÿµEMƒ°F)F(1,Fž˜ 4‘*Ð
*sÑ8à''rèb  uFÿ÷zý`u˜(c/pðh€ (q hq¯q™
 A@éq™)Ðò!iràhr¨r ðœÿ z(Ð
 ÿ÷Èþ˜ðCþ(Hðœþ'¡ɐ
‘hFð¢ÿ&H
ðø9à
!!r²#O"vÿ\gv Ÿ§v+Ð
+Ðà(    Ð(Рàv)p*Ð*Ðàáv÷ç.Ò ¨à®˜¨sHxès˜(t˜ht ðWÿ z(Ð
 ÿ÷ƒþ˜ðþýHðWþ˜ððþI˜ˆ`°ð½HD Á”Áÿ
ÀH
0 µFð´þ Fð×þðaÿ½µ iFx!CiFp˜ðÿ ú÷7û½µ ðÿ½µðrý½óµF WI‹°*VÐ
*}ÑF 7x~0"PCRJ<~€"ҀÂù:FFlFl€‰÷÷"ø"KKö÷Zþ*F3Fö÷ÿ‘¸~€€÷÷ø‘ø~(Р €ö÷ôÿF˜‘À¡A9H|€{
‰
(RР0ö÷âÿ:F›ö÷Hÿð>ÿ›šö÷Úþ"FFF÷÷:ø>Ò8F!F=àFÈjö÷ÞÿFF˜ö÷Ùÿ Fay`ˆÉ@ö÷Ñÿây*Ð""Kö÷þ+Fšö÷þbz*Ð"Fö÷ûý"ö÷Šÿ2F;Fà'àö÷ÿ"Kö÷ þð3ýà"Fßç"
#›æç «ç 
F"Kö÷Üý*F3Fö÷Šþ›šö÷Ôý
JKö÷Ðýð2ûö÷²ÿ °ð½HD H @ð?@@ @+‡ÙÎ÷ï?µðYÿ½µð[ÿ½pµ†°!hFö÷òü
%Ní")F0Fú÷yü
 $
”iF•”0Fú÷Œû 
”iF•”0Fú÷ƒû ðÿ°p½PpµFð÷ù$äC(Ñ(Fð'ø"Ç!(Fðzù((FÐðøàðø(FðÑù(Ñ(Fðxù(РFp½(!HCIµ@
‰@h
"ú÷1ü½$ (!HCIµ@
‰@h"ú÷#ü½$ ÿµ°F
˜(!HCI%@@jFF B Ù.СBعJ‘QXI!B
Ñ/Ó ÀC°ð½,Ñ°BØ
˜ÿ÷™ÿ
àa:F
˜ðÕøI˜XEµBôÓ èç$ G
8µF"iFðžø%íC(ÑhFxÿ(ÑhF@xÿ(ÑhF€xÿ(Ñ"iF Fð‰ø(
Ð(F8½hF‚x( DC
H
!‰ *Ð*Ð*Ð*ÐAb 8½
!Éùç
!    öç$ ÿµFȲÿ!°
1%
ŸœBÙF
˜ðÕø(BÑ
˜ð3ù(=Ñ
˜ÿ÷eÿ"!
˜ð¸ø(Ñ0
"
˜ð°ø(Ñ0
"
˜ð¨ø(Ññ²"
˜ð¡ø(Ñà˜"A]
˜ð˜ø(Ð
˜ÿ÷-ÿàm¥BðÓ
˜ÿ÷&ÿ
˜ðëø(Ñ
˜ð’ø(РÀC°ð½/Ð<` øçµ($`CLÉ@B`½$ øµFFF$ÿ÷ ÿ"Ÿ!8Fð`ø(Ñ à2ÿ!8FðXø(Ð8Fÿ÷íþ ÀCø½d¬BïÓ8Fÿ÷äþ ø½øµFF JX@CF0Fð­ø'ÿC(3Ñ0Fÿ÷ÝþH"A]0Fð.ø(Ñ 
"0Fð&ø(Ñ 
"0Fðø(Ñá²"0Fðø(Ð0Fÿ÷¬þà0Fÿ÷¨þ0Fðmø(Ñ0Fðø(Ð8Fø½G
µF("PCJ
#\
ªð¦ø½$ øµF iFpnF(Fÿ÷‘þ"!(Fÿ÷äÿÑ2Fÿ!(Fÿ÷ÝÿF(Fÿ÷sþ ÑiF    xÉåÑø½ÿµƒ° 
 F˜(!HCI'@@jÿCFF¨BÙ.Ð,ÐA)@@ B
ÒFà
¨#F2F)F˜ÿ÷Øþ(Ð8F°ð½
˜-6$,ìÑ õç$ pµFÿ÷Bþ"!(Fÿ÷•ÿF(Fÿ÷+þ Fp½pµFÿ÷3þ"!(Fÿ÷†ÿF(Fÿ÷þ Fp½øµFHFFIhö÷9ú}!ÉHC`hÁý9Ñ3F"€! F•ð8ø(Ð`m !C`e ø½˜(Ð@ h€hÀCõÕ ø½6n
œ 8µF)FÐd%jC’J€X
F›²!Fû÷Øù 8½!Fðgø8½´
 J€P pG´
 ÿµ°FF
ú÷ú@5ú÷
úF&Hh@
 hC9àp8Ðú÷öùÀ¨BÒ-И(+Ð+à hAhà"‘CA``hÁý9Ñ
! hɈBÐIˆBÑ h
h@"‘C
`
 ¡j@BÑ!h
h‚C
`!h
hC
`
 @4`t  t °ð½%@ hh˜ˆCÐ!˜B»Ñ ïç
!ø眠µd#SC”²J€X"Fû÷²ø ½´
 pGpGpGIµˆBÙá!hF
pé!àIˆBÙ×!hF
pØ!àIˆBÙÁ!hF
pÅ!àIˆBÙu!hF
p!àIˆBÙk!hF
po!Ap"iF˜ ðü½é¤5€ø©2€Då-k@üTµH@x(
Ð(Ñð¹ûÿ÷¹ÿð§û½Ø µ
iF
pHp"Fðëû½µ"iF ðÒøhFˆ@º½
H@xpGØ  pG8µF"iF ð¿øIˆx p(Ð
(Ð! Fö÷ù  p8½hFx qhF@x@B@ qhF€x@B@`q  `8½hFx@B@ shF@x€(
Ҁàÿ8
8€`shF€x@B@ sHh a8½Ø 
H€xpGØ øµFF iFpF Fðø"xªB
Ù
 ø½hF1FxðBø ø½µ
"iF ðføhFx@B@@²½8µ FF"iF ðXø
H€x
(    Ñ    HðyøÀ    ÐH€ðsø
àhFx phF@x(p8½Ø µð™øð    û ðbú
 ðíøI
 Hp½Ø øµFFFÿ÷4ÿðŒûO"!8Fú÷‰ø 
ðQþ F
ðNþ 
ðKþ$à 
ðFþ0Ud¤²¬B÷Ó
"!8Fú÷qøðÆúø½PøµFFFÿ÷ÿð`ûO"!8Fú÷]ø F
ð%þ 
ð"þ$à 
ðþ0Ud¤²¬B÷Ó
"!8Fú÷Høðúø½Pµ
"iFðøhFx½øµFFFÿ÷Øþð0ûO"!8Fú÷-ø 
ðõý 

ðòýà²
ðïý 
ðìý$à 
ðçý0Ud¤²¬B÷Ó
"!8Fú÷øðgúø½Pµ
 ù÷äý    L"! Fú÷ø} 
ø÷!ý
"! Fù÷úÿ
 ù÷Òý½PµFð$ù FðÏù½µjFpQp"iF ð‰ú½µ"FÅ ð‚ú
I Hp½Ø µ
iF
pHpH€x(Ñ"Hð›ú½Ø ¾µ
iF
pHpH€x(Ñ"Hð‰ú½Ø ¼
µ
"iF ðRú½|µ
lF%p`p
 páp
 qbq
 q"ãqiFFð>ú|½
µ
"iF  ð7ú½|µF 
"I x‰xˆB
Ððªø x(Ð
( Ñ!|hF
pa|Ap¡|pá|Áp"iF‹ ðú|½%`hö÷ZúFF Iö÷ªù"ö÷úö÷qúiF
p
Jpˆp {Èp`{q hö÷Bú"Kö÷”ùö÷^úiFJq
ŠqÈq*FÑçØ €„~A€„î?8µlF pap¢pãp"iF• ðÛù8½>µF 
$I x‰xˆB
ÐðMø x(Ð
(Ñ¡‰"
hFpAp¡{pá{Áp!|
qa|AqiFŒ ð¶ù>½`zñ(Ðò(ÐàHÿ÷BÿHÿ÷-ÿ àHÿ÷:ÿHÿ÷%ÿ aˆ    "
iFp£xKp#y‹pcyËp£yqãyKq#z‹qÈq zrÐçØ ÿÿ€!
µhFIxˆp
"iFŠ ðvù½Ø 
Fµ
F ðDù½
µ
"iF– ðeù½8µLF x(Ñ(Fÿ÷ý
  p(Fö÷žù"
Kö÷ðøö÷ºùiF
pJp
ŠpÈp"† ðDù8½Ø €„î?µ!ðø½µJ!QpiF
p
Jpˆp"‚ ð*ù½Ø 8µF    I Hp–!HðCù!hF
p!
Ap„p"iF‚ ðù8½Ø ¬µjFp
SppÐp
qQq"iF” ðûøI Hp½Ø 
µÿ÷°ü
"iF„ ðìø
I Hp½Ø 
µ
"iF€ ðàøhF
xH)Ð!Ap½
!ûçØ 
µ
"iFŸ ðÎø½
Fµ "€
ðòø ½µJ!QpiF
p
Jpˆp"ƒ ð¶ø½Ø µ"FÑ ð¬ø½øµF F ÿ÷Êü'NÿC
(    Ð
#"! ÿ÷³þ,Ý$à,    Ð
#F! ÿ÷§þ,Û$    à
#F! ÿ÷þöç¼BÚ<F!à¼BÚ<F8!0FðœøhFpEp"iFŽ ðnøø½çpµF
H€x(Ñ×%í(Fÿ÷uý@á@É
C(Fð}øá²hðyøp½Ø pµ
$Mä!F(Fù÷œý
(ùÐp½Pµð•ø
L"! Fù÷’ýÀ 
ðZû 
ðWû
"! Fù÷‡ýÿ÷Üÿ½PøµFFFÿ÷üðvøO"!8Fù÷sý 
ð;û F
ð8û$à0]
ð3ûd¤²¬BøÓ
"!8Fù÷_ýÿ÷´ÿø½PøµFFFÿ÷öûðNø"!Hù÷Lý8F
ðû$à0]
ðûd¤²¬BøÓ
"!Hù÷;ý„/
Ðÿ÷Žÿø½Pµ
"
©ð
ø½øµFFFÿ÷Êûð"øO"!8Fù÷ý  
ðçú 

ðäúà²
ðáú$à0]
ðÜúd¤²¬BøÓ
"!8Fù÷ýÿ÷]ÿø½Pµ$$! Fù÷÷ü(Ñ
"! Fù÷õü
 ðù½uwb_cs_error 
øµF jF€MU"*pª"jp"ªpfîp*qiqJI‰¬q"Fèõ÷)ý à)jF‰xˆ‰jF€@°BõÛa¨ø÷žø
FhF
€)xÈqhF@xr}#"FÛ    2IHû÷Œùø½´A  8  øµFFFF
"@!
Hù÷Ÿüþ÷ú(Fþ÷™ú0Fþ÷–ú8Fþ÷“ú Fþ÷úþ÷‚úø½Pµ"@!Hù÷…ü½Pµ(Ðü÷•ü( Ðü÷‘ü$ä
i(Ðü÷‰ü
i ˆG ½Hhý÷òÿùçERROR 
 pGµ ý÷Òÿü÷rü( Ðü÷nü$ä
i(Ðü÷fü
i
 ˆG ½OK 
pµ$ä
 F(Ðü÷Tü(Ðü÷Püi(Ðü÷Jü
i* ˆGhhõ÷
ý(Ð
(&Ð(6Ðü÷;ü(Ðü÷7üi(Ðü÷1ü
i ˆG p½ ø÷ùü÷&ü(öÐü÷"üi(ðÐü÷ü
i éçü÷ü(Ðü÷üi(Ðü÷ü
i ˆG
 àü÷ü(Ðü÷üi(Ðü÷úû
i ˆG ø÷ÑøÄçArg ERROR 
OK 
pµHhõ÷«ü}!FÉõ÷³ûd! Fõ÷®û
!õ÷«û-
! Fõ÷¥ûF
!õ÷¡û
( I€²ˆ€ I`ð!üü÷Áû( Ðü÷½û$ä
i(Ðü÷µû
i ˆG p½ 8 ˆ OK 
µ(Úü÷¡û( Ðü÷û$ä
i(Ðü÷•û
i ˆG ÀC½ ½debug_off flag 
µ(Úü÷}û( Ðü÷yû$ä
i(Ðü÷qû
i ˆG ÀC½ ½debug_on flag 
pµ%í
F(Ðü÷Xû(Ðü÷Tû@i(Ðü÷Nû@
i ˆG`hõ÷üFIH‚Œ‚ðû!F ðüü÷9û(Ðü÷5û@i(Ðü÷/û@
i ˆG p½Arg ERROR 
à8 OK 
pµü÷û$ä
(Ðü÷ûi(Ðü÷ ûi ¡" Gü÷û(Ðü÷ûi(    Ðý÷þFü÷ùúi)F Gü÷òú(Ðü÷îúi(    Ðý÷ôýFü÷åúi)F Gü÷Þú(Ðü÷Úúi(    Ðý÷èýFü÷Ñúi)F G p½V2021051000Version:         %s 
IMEI:            %s 
CCID:            %s 
IMSI:            %s 
µ'!Hü÷ú ½G
µ$ä
(Ðü÷ƒú(Ðü÷úi(Ðü÷yú
i ˆG ÀC½ü÷pú(Ðü÷lúi(Ðü÷fú
i ˆG ½usage: log string 
OK 
µü÷Oú( Ðü÷Kú$ä
i(Ðü÷Cú
i ˆG ½OK 
µ(Ðü÷3ú( Ðü÷/ú$ä
i(Ðü÷'ú
i ˆG ÀC½ ½usage: log_print asc[0-1] cnt 
 pGpGµ ý÷nýü÷ú( Ðü÷ú$ä
i(Ðü÷øù
i
 ˆG ½OK 
µ ý÷Hýü÷èù( Ðü÷äù$ä
i(Ðü÷Üù
i
 ˆG ½OK 
µ ý÷6ýü÷Ìù( Ðü÷Èù$ä
i(Ðü÷Àù
i
 ˆG ½OK 
µ$ä
(Ðü÷¯ù(Ðü÷«ùi(Ðü÷¥ù
i ˆG ÀC½ü÷œù(Ðü÷˜ùi(Ðü÷’ù
i ˆG ½usage: rtc_set_alarm sec 
OK 
 pGµ(Ðü÷sù( Ðü÷où$ä
i(Ðü÷gù
i ˆG ÀC½ ½usage: rtc_set yyyy mm dd hh mm ss 
µù÷ïú ½pµ$ä
F(Ðü÷<ù(Ðü÷8ùi(Ðü÷2ù
i  ˆGphõ÷òùF°hõ÷îù
Fh(!Ø2)Ü-ÝN} 5†Àõ÷ù1F@9Ȁðrùü÷ù(Ðü÷ùi(Ðü÷ù
i ˆG
 0„àü÷ÿø(Ðü÷ûøi(Ðü÷õø
i ˆG p½Arg ERROR 
à8 OK 
pµ$ä
 F(Ðü÷Úø(Ðü÷Öøi(Ðü÷Ðø
i  ˆGhhõ÷ùIHƒð#ùü÷Ãø(Ðü÷¿øi(Ðü÷¹ø
i ˆG p½Arg ERROR 
à8 OK 
pµ%í
F(Úü÷žø(Ðü÷šø@i(Ðü÷”ø@
i ˆG ÀCp½H¢ !Fchðœü hü÷éû0„H¢ !"0ãhð‘üH¢ !B0#iðŠüH¢ !b0ciðƒüðÉøü÷iø(Ðü÷eø@i(Ðü÷_ø@
i ˆGH
!
„ p½ERROR 
%s ; OK 
à8 pµ%í
F(Úü÷@ø(Ðü÷<ø@i(Ðü÷6ø@
i ˆG ÀCp½¢ !Hchð?üH¢ ! 0£hð8üH¢ !@0ãhð1üH¢ !`0#ið*üðpøü÷ø(Ðü÷ø@i(Ðü÷ø@
i ˆGH
!
„ p½ERROR 
%s : OK 
à8 øµ&ö
 F(Úû÷æÿ(Ðû÷âÿ€i(Ðû÷Üÿ€
i ˆG ÀCø½iFhhü÷«ùhhü÷4ûLኈBÐhhü÷-ûà‚ð"øû÷Âÿ(Ðû÷¾ÿ€i(Ðû÷¸ÿ€
i ˆG
  „ ø½ERROR 
à8 OK 
øµ&ö
 F(Úû÷žÿ(Ðû÷šÿ€i(Ðû÷”ÿ€
i# ˆG ÀCø½iFhhü÷cù!LhFxaŽˆBÑiFIx¢Ž‘B    ÑiF‰x⎑BÑiFÉx"‘B    Ð`†hF@x †hF€xà†hFÀx ‡¨hü÷ÍúaˆBШhü÷Çú`‡ð¼ÿû÷\ÿ(Ðû÷Xÿ€i(Ðû÷Rÿ€
i ˆG
  „ ø½ERROR 
à8 OK 
øµ&ö
 F(Úû÷8ÿ(Ðû÷4ÿ€i(Ðû÷.ÿ€
i# ˆG ÀCø½iFhhü÷ýø!LhFxገBÑiFIx"‘B    ÑiF‰xb‘BÑiFÉx¢‘B    Ðà„hF@x …hF€x`…hFÀx …¨hü÷gúፈBШhü÷aúà…ðVÿû÷öþ(Ðû÷òþ€i(Ðû÷ìþ€
i ˆG
  „ ø½ERROR 
à8 OK 
øµ&ö
 F(Úû÷Òþ(Ðû÷Îþ€i(Ðû÷Èþ€
i ˆG ÀCø½iFhhü÷—øhhü÷ úL!‹ˆBÐhhü÷ú ƒðÿû÷®þ(Ðû÷ªþ€i(Ðû÷¤þ€
i ˆG
  „ ø½ERROR 
à8 OK 
pµHhô÷UÿLà‡ðèþû÷ˆþ( Ðû÷„þ%í
@i(Ðû÷|þ@
i ˆG
  „ p½à8 OK 
pµHhô÷1ÿL †ðÄþû÷dþ( Ðû÷`þ%í
@i(Ðû÷Xþ@
i ˆG
  „ p½à8 OK 
 pGµ ú÷Zþ½Event:%u 
pµ$ä
 F(Ðû÷4þ(Ðû÷0þi(Ðû÷*þ
i ˆGhhô÷êþðqù(Ðû÷þ(Ðû÷þi(Ðû÷þ
i ˆG p½û÷þ(ùÐû÷þi(óÐû÷
þ
i ìçArg ERROR 
OK 
øµ$ä
 F(Ðû÷êý(Ðû÷æýi(Ðû÷àý
i ˆGhhô÷ þF®hèhô÷›þ‚²1F8FðYù(Ðû÷Ëý(Ðû÷Çýi(Ðû÷Áý
i ˆG ø½û÷¹ý(ùÐû÷µýi(óÐû÷¯ý
i ìçArg ERROR 
OK 
8µ FJ
!hFðAù$ä
(Ðû÷‘ý(Ðû÷ýi(Ðû÷‡ý
i ˆG 8½û÷ý(Ðû÷{ýi(Ðû÷uýi ™Gû÷ný(èÐû÷jýi(âÐû÷dý
i Ûç¹
ERROR 
SockID:%u 
OK 
pµ$ä
 F(Ðû÷Hý(Ðû÷Dýi(Ðû÷>ý
i ˆGhhô÷þý­hF(Fô÷¿ýF)F0Fð“ú(Ðû÷)ý(Ðû÷%ýi(Ðû÷ý
i ˆG p½û÷ý(ùÐû÷ýi(óÐû÷ ý
i ìçArg ERROR 
OK 
 pG pG8µHiF€û÷ôü( Ðû÷ðü$ä
i(Ðû÷èü
i ˆG$#$"!FFþ÷¤ø#jF!F þ÷úH
!
„ 8½ªªupdate OK 
à8 HAH‚‰‘BÒI    x)
Ð
!à!AppG 8  ö
     I
JAC‰(
Ò)Ðx(Ð
(
Рp pG ÀCpGÄø øµ$ M&F
' H`C@
x)Ð)
Ð)цppƒh+ÐÂh! F˜Gd,éÛ ø½ø ÄpµFJKBCÔ( Ò,ÐF F¢*!0û÷|ÿe‡  p p½ ÀCp½Äø %sÿµH°FF%IiCÐ!x)Ðm-õÛ ÀC°ð½I Fû÷Øýe`fp  p˜ç`# `_
!F F:FÄ1<0ü÷@ø± €
.
Ð! F#:Fl0ü÷5ø
˜` Úç! F
#:F°0ú÷1ûóçø ÄIJAC‰(Ò)РppG ÀCpGÄø (ÚIHCI@0pG pGÄø (ÚIHCI@@pG pGÄø (ÚIHCI@<0pG pGÄø (ÚIHCI\pG pGÄø (ÚIHCI@@xpG pGÄø I JAC‰"µÒC(Ò)Ðx+    Ð
"
p‹h+ÐÊh!˜G ½F½Äø 
IJACµ‰(Ò)    Ð"
p‹h+ÐÊh!˜G ½ ÀC½Äø pµFHIhCD-%Ò,#Р p#^
!F F2FÄ1<0û÷}ÿIK± iCbx€É    
*РF#2Fl0û÷mÿ£h+Ð
!(Fâh˜G p½ ÀCp½ F
#2F°0ú÷búìçÄø     I
JACµ‰(    Ò)Ћh+ÐÊh!˜G ½ ÀC½Äø ÿµ
FFHJ$HCäC€°F)Ò(Ð.ÐAx
)Ðl0û÷Úþ ÐjhºBÒ)h˜ô÷Jûhh$0`)F˜û÷žþ F°ð½$°0%Fà˜
˜ú÷5ú(Р5`îçdm¼BñÓ$5`æçÄø ÷µFHIhC$@gF-Ò(ÐAx
)Ðl0FFû÷µþÐ2F h
™ô÷    û8F!Fû÷vþàF°5    à
˜
(Fú÷»ù(
Ð8Fþ½d´BóÓà)F ú÷Çú þ½Äø Socket[%u] Recv Buffer Full 
÷µFHIhC'@ÿC‚°F-Ò(Ð.Ð<0Fû÷iþ Ð2F h™ô÷½ú!F˜û÷*þ °ð½8Fûç)F ú÷‡úøçÄø socket[%d] send buf full 
(ÚJPCJT pG ÀCpGÄø 
µ‚°!hF
q} À
#
ª©Hù÷êùhFy½l Jh8#‰²™C
C`pG0
@µH…°y)Ñ
!q÷÷’ûHù÷Ûû!hFô÷wú  
 iF    Hø÷ù
!"‰Hø÷õùHÀj€G°½ô
 Œ PPTH
µH…°Áy)Ñ
!Áq÷÷`û Hù÷©û!hFô÷Eú  
 iFHø÷æø
!"‰Hø÷Ãù°½ô
 Œ PP÷µMF(kŠ°F€GI FHCéhˆGH
!„€$H” ””
‘˜”–”#ïiA²"F
 ¸G ”””    ””””””

#¬i2F!F G °ð½TH
@B* ¸µû÷«úø÷ƒù½µš°4!hFô÷àù!¨ô÷Üù ! ¨ô÷Øù$H
h$ä¡C‰
`ø÷,û H
i¡C
a ÿ 
0      @
!
‘$‘
”hFø÷5ý(
Ðr¶þ砐 ””
!”¨ø÷üû(
Ðr¶þ磠 
 @ ”€” ¨ø÷-û(
Ðr¶þç°½p@@@I
Hˆ`pGPíàðµh
$¤MNO BШBаB
иBÑFp"“CJhC BШBаB
иBÑ#šCËhC€#šCiC`ŠhÂb    hb
!Aað½@
@
@0µjRRbjEhƒip$£Cœh¤#C$¢CŒhE`CƒaIhAcb0½0µj#šCbjEh‚is$$¢Ch$C "“CŠhE`
C„aIhcb0½0µjÿ#
3šCbjEhÃip$£Cœh¤#C
$d¢CŒhE`$CÃaIhÁcb0½0µj
#šCbjEhÂis$$¢Ch$C
"R“CŠhE`CÄaIh
db0½µŒÉÐ
hJh
#[šCƒjCJ`Œ‰Õ
hJh
#šCÃjCJ`ŒIÕ
hJh
#›šCkCJ`Œ    Õ
hJh
#ÛšCCkCJ`ŒÉÕh‘h
#™CƒkC‘`Œ‰Õ
hŠh
#[šCÃkCŠ`ŒIÕhZh
!    lŠC"CZ`lŠBÑhQh#[™CClCQ`Œ    Õ
hJh
#Û€lšCCJ`½þµF%€7F}`ø÷ø
 hh&F`6(Ú'H
!"I F
›ð;ü(Ðïó€
!óˆ!h
h€#šC
`€óˆ  àg)à hh@(ÕH
!"‰ F
›ðü(Ðïó€
!óˆ!h
hÿ#!3šC
`€óˆïó€
!óˆ!hŠhRRŠ`€óˆ  8`5v þ½  àg8`%fef5v þ½ÿÿÿ
µ€j"
F@1JƒJ‚ù÷˜ù½øµ„jào%F€5.h!h‰h'    )Ú!(ÑR S FðÌø h€h@Õ".ÑZ S Fð‘øhh!Ch` Fù÷rùø½pµ
F    h€j    h"‰)8ÛZ!
Rïó
#ƒóˆhhÿ%
5¬C`óˆïó
#ƒóˆhœhddœ`óˆïó
#ƒóˆhœh@%¬Cœ`óˆ #€!P
n
)Ñïó
#ƒóˆhh%¬C`óˆBf
n
)Ðù÷üp½X!    Zù÷
ùp½µ€j
!Af
n
)Ðù÷ü½X!    ZIù÷ñø½µ
F    h€j    h‰Ô"R!
Rïó
"‚óˆh“h€$£C“`óˆïó
"‚óˆhh@#C`óˆ½ù÷Ëü½µ€jù÷Êü½µïó
"‚óˆhhÿ$!4£C`óˆïó
"‚óˆh“h[[“`óˆ
n
)Ñïó
"‚óˆhh$£C`óˆ "€!
P!
ff½µïó
"‚óˆhhÀ$£C`óˆ !Ág½pµ
F@1F€3Œ‹hh"-Аi!Cap½RjEm"@*€Bm’BeJ‹RJƒJ‹*ñÑïó‚
$„óˆh%hÿ&!6µC%`‚óˆïó‚
$„óˆh¥hmm¥`‚óˆ "`#ƒfCfJh”BÐbhÕïó‚
%…óˆ%h
&¶µC%`‚óˆn
*Ðù÷:ûp½fïó‚
#ƒóˆh%h#C%`‚óˆhÔiäCäÔb    ‹ù÷øp½H@pµ
F@1F€3Œ‹hh"-Аi!Cap½Rj"@Dm"pBmRBeJ‹RJƒJ‹*ñÑïó‚
$„óˆh%hÿ&!6µC%`‚óˆïó‚
$„óˆh¥hmm¥`‚óˆ "`#ƒfCfJh”BÐbhÕïó‚
%…óˆ%h
&¶µC%`‚óˆn
*Ðù÷Îúp½fïó‚
#ƒóˆh%h#C%`‚óˆhÔiäCäÔb    ‹ø÷¯ÿp½H@øµF
h€h"iæiCbi%2CCuK
huN2@C
` hAh"‘CâhCA`!h i™B
Ð"jCŠh&6²CCŠ`jI"hjHŠBÑÀh€€Ð
(?Ð(;Ð('Ñ$à
'%àcIŠB
ÑÀh!@-Ð(/Ð(+Ð(Ñà]IŠB#Ð\IŠB ÐšBÑÁh €
@Ð
 €    Р   ЁB
Ñ'à'OIRH@9†šB4Ñ/Ð/ Ð/Ð/~Ñ(à'îç'ìç'êçø÷þøà    hÉÔ0Fàø÷ù(rÐbhQQBf؁BcÓ
P#0YAó÷fý!    :JA‘BZÙTà
 Àåç
"ãiÒ“B*Ñ;
ðßù        JJJJ&Jø÷Êø    àø÷×øà    hÉÔ0Fàø÷ßø(;Ðah@J€ó÷ý
F%J9‘B)ØQ
@@C(àFìç;
ð´ù        !ø÷Ÿø    àø÷¬øà    hÉÔ0Fàø÷´ø(ÐahJó÷åüFI:ŠBÙ
%àFñ瀲!hÈ`  fàf(Fø½H@óiÿï8
@@@D@L@P@    =ÿüïÿpµFAe@0ƒ %F€5h`"!)`ao)РKËbco IccoIYcaoFˆcfm!h2F$1`o÷÷Hú(Рh`  (`
 p½ i(Ðïó€
!óˆ!h
hÿ#
3C
`€óˆïó€
!óˆ"h“hC“`€óˆïó€óˆ!hŠh@#CŠ`€óˆ p½
µ
Í
pµAe
F@1
ƒJƒ#ƒf
"„hÿ%”BÑi,Ñ&L
à&,    Ð
%-¬BÑi,Ð?$Œƒài,
Ўƒàƒà‹ƒ
F€1K`"#`ïó
#ƒóˆhœh
%,Cœ`óˆh‘BÑ
i)ÐIf
i)Ðïó
"‚óˆhhÿ#!3    à    Ifïó
"‚óˆhh #C`óˆ p½ÿ
…
­
µÁo!)Ñ
F@1JŠ*ÐÂlhˆÒÒ šbÂl’ÂdHŠ@H‚½ïó
"‚óˆhh€$£C`óˆïó
"‚óˆhh@#C`óˆ½µÁo!)Ñ
F@1JŠ*
ÐÂlhxšbÂlRÂdHŠ@H‚½ïó
"‚óˆhh€$£C`óˆïó
"‚óˆhh@#C`óˆ½ÿµF°€6FF`5
Ÿ.àx,Ð÷÷·û™@¸BØ/Рh
hI ÕÁiÉC    Ô'b Fÿ÷§üw` (v
 °ð½ ûçÀiÀCÔ
 !hÀb Fÿ÷”ü  p` (víç hÁi˜ˆCÐ!˜BÇРàç
!øçóµÿ°Œ°äIä ù÷Ÿû"䡋˜ó÷<üåM',FãN@4(8Ð"⡋˜ó÷0ü(dÐ"㡋˜ó÷)ü(~Ð"⡋˜ó÷"ü(xР   "⡋˜ó÷ü(rÐ
"ᡋ˜ó÷ü(Р   "ᡋ˜ó÷ ü(pР   "ࡋ˜ó÷ü(jÐ
"ࡋ˜ó÷ÿû(~Ð|á#
ª,!‹˜ú÷~þ(vÓ˜ú÷ý©ˆˆBðÑ%˜ú÷˜þ!ŽB4Р†1àiFÉx¢‘BÐà„hF@x …hF€x`…hFÀx …
%7p˜ú÷þፈB5Иú÷yþà…îà#
ª,!‹˜ú÷Kþ(ËÓ˜ú÷Ñü©ˆˆB½Ñ%˜ú÷eþᏁB
Ðà‡
%iF˜ú÷ÐühFxገBÈÑààQà\àiFIx"‘B¿ÑiF‰xb‘BºÑ´çàœà-ËÑá#
ª,!‹˜ú÷þ(—Ó˜ú÷ü©ˆˆB‰Ñ¥¡˜ó÷_û(êÝ¥HiF
à©à¸à€£ ù÷Öú$#$"!FFü÷€þ#jF!F ü÷òÿ    $#ÿ"d
2!FFü÷qþ˜ó÷3ûC!F šü÷àÿ
 ÷÷MøÔà#
ª,!‹˜ú÷Öý(‰Ó˜ú÷\üÈà#
ª,!‹˜ú÷Êý(|Ó˜ú÷Pü©ˆˆB£Ñˆ¡˜ó÷û(јú÷ßý°€…¡˜ó÷û(“уI ˆa«ˆ‚¢!FSHú÷ýFQI°hþ÷Éÿ«ˆ|¢!Fਐ «~¢Œ™‹˜ú÷{ü(6Ñ™ ˜GT ˜ú÷ü«ˆ˜B-Ñ
!q¢‰BHú÷]ýF@Ixà#
ª,!‹˜ú÷}ý˜ú÷ü©ˆ/FˆBmј(&Ó˜ú÷•ý…²˜ú÷‘ý€²-
Ð
!IB
ÒixRð~ú
  „UఀSà#
ª,!‹˜ú÷UýF˜ú÷Üû,I‰ˆˆBEÑ,Ò ÀC°°ð½˜ú÷iý„²˜ú÷eý‡²T¡ ¨ð*þ…² HT¡‚ˆ ¨@ð"þ(…²?àHaBZ ¨@N¡ðþ(d…²¤²§BñØe! ¨AUm©²n"BTI‰²d"BTI‰² "BTI‰²
"BTIŠ²
F°hþ÷-ÿ »ç 4 %s 
$GPS_S,Ô
  8 $CHAICHUGPS_S,$update,$getlog,$control,$userdata,$settone,$setpara,$readpara,V2021051000ÌÌgoto OTA Application 
beeperTTSP$Receivevoice,%X 
$settone,%p,%p 
$replypara,%x,%d,ðµ3M"(x‹°(\Ñ1LàŠ&F@>
(Ð(Ð(1ÐMàû÷Büg#âŽ¡Ž‘©ŒÁaŽsˆêxܲ’‘”¨x

‘³ˆ!¢/àû÷*ü+Iëx
F":“’‘pˆªxÁ²
‘’

!³ˆ$¢‰,Hú÷üàû÷üg#âŽ¡Ž‘©ŒÁaŽsˆêxܲ‘”’¨x

‘³ˆ ¢
!‰Hú÷üFI¨hþ÷Lþ °ð½Ô
 à8 $XTB,%X,%02u%%,%d.%d,%s,%d,3:%d.%d.%d.%d:%d.B; $XTB,%X,%02u%%,%d.%d,%s,%d,2%s %s 4 $XTB,%X,%02u%%,%d.%d,%s,%d,1.µ#J!Hþ÷Cü ½¥ 
Ü
 >µú÷)þ%L
(Ð%p >½ x(Ð(øÑú÷ùáhJA‘BñÓepà`ÿ÷.ÿåpëç
 M p(ªikFÃ
!댢‰
Hú÷~ûêI hþ÷ìûÖçÔ
 `êà8 %u.%u.%u.%u 4 8µH$x)Ð
)Ð)Ð) єkFJI€hþ÷ý(Ñ    H™DTÿ÷¨ü8½
*üÑp8½
*üÑ!
p8½Ô
 ÿ 4 ðµL‡°!x)1ÑI%    x‘I•••
xI
'‰ˆF
’‘¿¢9FHú÷$û!iFˆ¸BÒH2F@Ió÷Aø i€ aú÷—øai@È(Óú÷‘ø`aI"i hþ÷Wý%a °ð½Ô
 ø
   8 %s,%X,%02x,%x,%d,%d,%d% 
 4  , pµL F!x)ÑI¢i‹
F*FFó÷ø i@ aú÷Yøái@È(    Óú÷SøàaI¢i hþ÷ý  a p½Ô
  0 µHø÷„ù½ µHø÷|ù½Œ µHø÷tù½     pµ$%-¬bK Àõ÷’ü¬a
ð†üLM `à
ð€ü `¨BúÑp½È 0
ÊÞøµM4Ð(2Òt!HCID x(Ð
("Ð(àáh hB`h@oh@h'iÀò÷.ÿ
)ØјhÀi€Ô8x0pai iˆB
Ñ hà@ a%à F01Fø÷þ(öÐ(Fø½ÿÿÿÿÐ* )
Ð(Ó ÀCpGt"PCJ€@h` pGÐ* pµF
Ð.Ó ÀCp½t!HC!IT"xEjp`x¨p`h¨`¡hé`bx*Ð
*Ðà(a@@haà(F0
#¢hahø÷þàhèb i(c i(g`ihc x(
Ð
(Ñ!F1É(F80ú÷üú`x(Ð
(Ð(Ðà0Fð    øà0Fð!ø p½Ð* 8µIt"PCBPh
hàLjkF€ˆ€Ëi÷ԑhaÓhÌdTaš²ø÷û8½Ð* t!HCIµ@
Fh1@h
"ø÷;û½Ð* pµFFt 
I`CEhhø÷ZøhhF`hhø÷Ñù(РÀCp½ Fðø p½Ð* pµFt IhCD x(Ð
(Ð à h aáh@@`aà F0
#âh¡hø÷ý`x(
Ð
(Ñ!F,1É F80ú÷|ú x(Ð
(Ð(Ðà(Fÿ÷‰ÿà(Fÿ÷¡ÿ p½Ð* pµ 
Ð(Ó ÀCp½t!HCIDt! Fù÷àÿ e`p½Ð* µFI t#CC[[h“BÑt"BCQ‰x)Ð
)
Ð)
Ñÿ÷pÿ½ÿ÷Qÿ½@À²(åÓ½Ð* 8µ
FH$t"bCRhŠBÑt!aCx
)Ð)Ñ
o)ЀnÀ²ˆG Fÿ÷Iÿ8½njFpiF0ø÷ùüóçdä²,ÛÓ8½Ð* ÷µ‚°!‘™F)Ð-
Ð(Ó ÀC°ð½t!HC+IFpx4F84(Ð
( Ð(BÐIàù÷ý F)Fú÷²ù3РF9Fú÷xù*F8h™ò÷þ Fú÷†ùFù÷ëþ ˆ!h‚²phø÷Ûú+àù÷ôü F)Fú÷”ùРF9Fú÷Zù*F8h™ò÷äý Fú÷hùFù÷Íþ ˆ!h‚²phø÷û àù÷Äþ ÀCàFd CCª²ph™ø÷Mú˜£çÐ* pµJ!t#KC›[hƒB1Ñt ACŒ`x(Ð
(Ñ F80Fú÷6ù
F(Fú÷ù(Fú÷/ù(ЁˆŠ²
h`hø÷Ûúp½ F80Fú÷!ù
F(Fú÷ñø(Fú÷ù(ðЁˆŠ²
h`hø÷púp½Iɲ)ÃÓp½Ð* øµ%LOd(Ðb(&Ð`(Ñ%„
ð•ýd õ÷6úHÇ`ø½HiF€r¶€!Hõ÷»úFà€!Hõ÷µúFÈ õ÷!ú.õÐ"iF    Hõ÷Tûb¶¥„ÛçHe„@8€Öçà8 úíàÌÌ8JøµAL#!x@JF)Ð)NÐ)WÐ)YÐ)ZÐ)[Ð)]Ð
)_Ð)aÐbà¡x&Jà4O¿]û›²v–BøÛby'y›[áx^cxöö€À#Ð
*Ð*Ñ(Hx
(ÑFÿ÷‡ÿ&Háxbx@#Iò÷ý
ð ýd õ÷Áù¿óO!IHÈ`¿óO¿ýçIFü÷°ÿ%påp¥p¥qø½¡yPTIȲ q¡xIˆBõÑ 
à`p  pø½àp úç`q ÷ç påp óçU(Ñ
 ïçª(Ñ ëç(Ð%påp¥pø½  p qø½ PA  8 úíàµL! Fö÷Tü(Ñ
"! Fö÷Rü ðnø½PLORA_cs_error 
øµ$J$MyF
 
4 p)x!Nˆ0àpF6ˆÆ‰ q
æq@HJx rcr  s`s sàs!t FI0ò÷sü(xIB0ò÷lü*xI0ò÷eü(xA 1ô÷ãÿiF€(x@iF    xAtiFIxtø½ô
 á ˆ  Ž? ò? V@ H
y)
Ð
ŠI
‚pG ´µ©KJ˜ðTú¼¼°Gý>
´ ´µF ¬)ÐI
‘’KjF!F˜ð<úš!p¼¼°GE5
´µ©Kª˜ð*úF© ðÌý F¼¼°G[5
|µFF F)ÐI’
‘KjF!F(Fðúš!p|½E5
 !
Ð!F

ÐF9    
ÐF    ‚
ÐF‰B
ЈpGpGøµ‹²&F‚²^C F7XC6€!yAFnC76€yA&FnC‰ø½0´tFd%xd«BÒFc][ã0¼Gƒÿ"Ûš@‰    ™@(ۃ    H›hCC`pG8ƒH›ØiCCØapGäàíàHpG¸ 
HhpG¸ àÈÁ*úÑpGpG 
à
Á*ûÑpG
I`pG¸ µ!hF
pkF
"!, 
ð@ù!hF
pkF
", 
ð8ù½8µFm iFpkF
"I. 
ð+ùI,
ÐJàJ. 
ðù8½8µFkF"!6 ðôÿ³!#ÿ÷sÿ::::'::/4H:!hF
p@xAIàiFx€€@àiFx€€€pàhFx
@H2pAx€ 
ChFApàhFx
@p@xAIôçiFHx!CàiFHxý!@iFHpkF
"!6 
ðÌø
"«F6 
3
ðÅø8½iFxÏ!@iF 0Êçµ!hFAp
!
pkF"!6 
ð±ø
"Ò!- 
ð‘ø
 ðý
 ÿ÷ÿ½µ
iFJppkF"!- 
ð™ø iFpkF
"!- 
ðø iFpkF
"!- 
ð‡ø
!- ðMÿ½ðµ´†°    ˜š !CÐQHQJPC˜
(˜Ð(@&MOMI–
‘(ÚDBà˜
$I£
(
јÁC˜š„``Â`A`°ð½@BäçF! ?JQA‘ààÐ2F;F
™˜ò÷äû
‘2F;FFFò÷ÜûFFd,êј›(š    ™˜Úò÷Îû
›šò÷Êûàò÷/ü
›šò÷+üFF"(Kò÷#ýØ ÀC
Fà"%K F1Fò÷ûò÷Òþ$    à,
Û
"#ò÷âù›02UdF
CòÑ"d››
+Ð
#CÑ
àCР wç˜mà˜‚BÝ#mà‚B
Ú#m+îИ™‚`Á`0À~ç
üÿÿM@ð?0ðCà?08
(
Ò
 pG pGÿµ—°F%â%(wÑ$'FýI”àCv2x
  :@B÷Ñ0x*(Ð"0x
F09    )Ø™
#YC09@Cvñç˜È‘)Ú
 @CHB Cv0x.(Ñ Cpxv*(    Ñ˜v€È    à
!OC0?Çv0x
F09    )õÙ0xl(ÐÜL(Ðh(Ðj(Ñàt(Ðz(Ñà
 @Cà
!    
à!    CqxBÑ
 $vv0xf(ÐÜX(}Р   Ü({ÐE(öÐF(ôÐG(Ñ¥áàc(5Ðd(pÐe(ѝáp(lÐÜg(ñÐi({Ðn( Ðo(Ѻàs(.Ðu(qÐx(YК™Gm~á`@(    Ð( Ð(˜
h Ð `pá˜ê
h `J`öç˜
h €òç pðç˜jF
xr Pr¨
 à˜È ‘ÀCa Õ!
à
™I
‘¹BځBøۚQ\)ôÑà!
à
™I
‘BúÛ
š™‰\)õÑ
™˜›G!F8Fšð—ú
™@EàOà,áàNà˜™xI‘š™G
˜@
@òÑ!F8F›šá7à
 !
‘`A)К
ʒ”F)Ð
à˜ÀÁÉÉ‘”Fà²Â”F)Ñ@²ÁŒF"aF”EÚ
F!@B‘AŒF-!à!Õ+!jFs
!àá
Р!÷ç‘Uà
 
à à ! C
‘'à !
‘`A)К
Ê’"”F)Ðà˜ÀÁÉÉ‘”Fà€²)ÑÀ²!‘!)Õ™p)К!
›J@CÐà@!jFs
!àaF
CÐ0!jFs™Qs!‘š!
›J@C
ÑaF
C
ÑaÕ0!jFs
!‘™X)Ð5¡‘ © ‘ à7¡ùçaF
›šñ÷õÿ›ŒF›\ šR ’paF
CðÑ ˜© 0
`Õ
 „Cà
'
˜‡B
Ý8à 
™A˜    ˜@àÔ!F›š˜ð³ùE'ਚÀ]™Gm˜‡BõÛàÕ!F›š˜ðžùEàš0 ™Gm™H)õÜà ˜ ™xI ‘š™Gm
™H
)ñÜcá    (
0123456789abcdef0123456789ABCDEFðZùEv0x(Ðâå(F°ð½`Ô'˜ÀÁÉHh
h1ÃÛ‘
М¡à!
՛¡àá
К¡àš¡C˜[‘e(ÐÜE(    ÐF(ÐG(AÑAàf(Ðg(<Ñ<à!/
Û àx
‘©¨ÿ÷àü™‘!š’˜
—‘Pà
 À
 
©—¨ÿ÷Ìüš™’"›’˜“š
’)
ÐFày@
8
Õ
˜à@B@x
ÀCà
/Ú
'!/
Ý à8F
‘©¨ÿ÷ ü™‘š!˜’‘
—!Ô™¹B
Û
™à
‘
)ÝšIQ\0)иB
Ú
Ú
!‘à
™Iíç(ܙA‘
™    à
šA‘BÝ
‘™@@
 À Ô™
˜BÛ ÀC iFÈw¯
!˜7ɈB$Р+ ˜(Ú@B- à
!˜ñ÷|þ019p™H)òܘ(ïÑy˜p0x !@E0¿8p¨ÀÀ˜x(Ð
 
™A˜À    ˜    ˜@@àÔ!F›š˜ð_øE˜x(К™Gmà$Õ!F›š˜ðNøEà˜(ۙ˜ˆBݘ@\™
à™0 šG˜m@˜@(Ñš. ™Gm
™H
)ÝÜà8xš™Gm™H)ôÜ!F›š˜¬æ-+ øµF%FFˆÔà9F  °GmdùÕ(Fø½ÿµF%°FÈ
Õ0'à 'ˆÕà8F™°GmdùÕ(F°ð½Jh*Ð
hS`pHh@H`pG
hS`ppG0µƒ°Fÿ÷©úF F
!FhFò÷}ù(Fÿ÷³ú
™˜°0½øµJ+KR Ö+JFF.+Ú.Ú(Kñ÷ßþ"Fò÷óø@Ò,Ú
$ä%:à F(C7Ð!Là!OF÷@;@+C1ÐKñ÷Æþ"Fò÷Úø'Ò,Ý
 ð@¼C%à3.Ü3F';ÿCß@8BÐKñ÷Vÿ"Fò÷Àø Ò,
Ý.Ð4 
 ˆ@@¨BÒdF½C!F(Fø½dùç
üÿÿœuˆ<ä7~ð?ÿÿ}!µÉHCô÷{ú½!@à¿¿¿¿¿¿¿¿¿¿¿¿¿¿¿¿¿¿¿¿¿¿¿¿¿¿¿¿¿¿¿¿¿¿¿¿¿¿¿¿¿¿¿¿¿¿¿¿¿¿¿¿¿¿¿¿¿¿¿¿¿¿¿¿IB¼ÓpGþµF 
`ysI@Zax%xIqHϲ
c-wÐ-uÐ!‘!x
slIãy
"’‰i+lБCagH!zAs!z‚i‰‰
C‚a! ðû2FaI. ðû8Fÿ÷áù_N"p]@]IC!+ ðû[I˜
"!( ðûp]XI€
X!( ðíúàyUI€@¡yIBZ!' ð×úQH~‚[!' ðÐúày()Рx(,Ð( iFr "!' ðÂú«
"&!' ðÖúDI8
@áx‰BX!' ð½ú¡z`bz    CÐàà
à
!ˆçCöaçd"!' ðžúàç iFrFÑç3I
r    
ArAzz
C !' ðŒú.O!# :hð‘úð‚ˆ!# ð€ú y(Ðày'I
"C!! ðú 

 *
C`x!€C
˜C˜@C yÀ@    C`yÀC ðcú xax
#CHÛaáyIC
Ca! ðRú þ½ÌI
„D (tI
á ÿ |I
œI
¨I
¬I
A”I

 8µFIŠ‹!C, ð!úhFpkF
"!, ð3ú8½„D µÿ÷ãø½µF!6 ððø
!É,
ÐCàˆCF!6 ðú½8µ@ iFp! ðÚøF"F ðûùkF
"!  ðúJ! ððùðÉù"F! ðéùH!
s8½øÿ'$¤D |µF iFpKL `u!F 1 cHqs ƒ`c cð¼øEN `àð·ø `°BúÑ ÿ÷»øAHx$(
Ù$8à!ñ÷|û"@
C

C

CC! ð­ùkF
"!$ ð¶ù ÿ÷ù†²0
 s ÿ÷    ù РiFq
«
"!- ð¡ù ‹
!    C ƒðxø ` ÿ÷òø`` ÿ÷îø `ðÀ u
Ñ  uÀ²ðÄùèÐÿ÷Çø ‹
!ÉC ƒ
à!6 ð.øI@F!6 ðYù
 ÿ÷Xø! ð6ø a!& ð1ø!‰CF!& ðPù"&!6 ð@ùð6ø ` |½„D 0
ÊÞà ÿý8µ    L‰²€²kF"ð(ø(ÑhF@x
hFx„² F8½ÿÿ8µ$äC‰²€²kF"ðø(Ñ!hFC\"ÔIúÕ F8½µ!Fÿ÷çÿ½8µ)    Ð@$ ClF pȲ)Ø`p 
àiFp
 à€$ ClF`pÈ     p iFðýú8½µFF
F!F ÿ÷Üÿ½µF"! ÿ÷Ôÿ½8µF iFpð´øÿ$
4"F-
Ð"!  ðÃø-ÐkF
"! ÿ÷¹ÿhFx    Õÿ÷·þ"F!  ð°ø ÀC8½ 8½µF
!
 ð°ø½µFI. ðžø½øµFkF
"! ÿ÷ÿ
&L6- Ð*F! ðˆøiFx!CiFp i0CàiFxï!@iFp i°CF a
"! ðŠøø½„D µF! ðfø½øµF%hFp¸ L.F(
ڀ iFpkF
"!  ðkø
  søiFx!Ð!CiFpkF
"!  ð[ø! ÿ÷ÿ!ÉBÐ@ iFpkF
"!  ðJø ÿ÷þ%&síC    à!CiFpkF
"!  ð9ø(Fø½¤D µkF
"! ÿ÷ÿhFx@"Á    @É
@BÐ
 iFqF
«!  ðø½µkFp
Zp‰²€²"ðø½8µ#lFâT
[+úۉ²€²#F"ð
ø8½8µ€$)    ÐÀ%(CmF(pȲ)Øhp     à CiFp
 à ChpÈ    ¨p iFðGú8½µF
#›šBÙ ÀC½F‚!F     ÿ÷Ôÿ ½µJ‰i
C
C! ÿ÷¹ÿ ½„D 8µFkF
"!+ ÿ÷ þhFxá@    @
É
ChF
pkF
"!+ ÿ÷­ÿ8½øµJ+KR Ö+JFF.+Ú.Ú(Kñ÷ú"Fñ÷¡ü@Ò,Û$%F;à`@(C7Ð!Là!OF÷@;@+C1ÐKñ÷tú"Fñ÷ˆü'Ò,Ú
 ð@¼C%à3.Ü3F';ÿCß@8BÐKñ÷û"Fñ÷nü Ò,
Ú.Ð4 
 ˆ@@¨BÒdF½C!F(Fø½dùç
üÿÿœuˆ<ä7~ð¿ÿÿµ
#FiFHö÷âý˜½ µõ÷ùü÷‡ÿù÷Ÿø[H
k
"C
ck@"F
 õ÷ªú
 õ÷›úTITH$À!
`„`Ä`aÿ!DaA`8õ÷æþ(
Ðr¶þçù÷Ôùù÷¶ùù÷4ùù÷<øGHHI08À`„aÄaFIbÁ`8õ÷ù(
Ðr¶þçù÷ƒùù÷=ù=I ¼1þ÷xú=I þ÷tú;I ˆ9þ÷oú6I $1ú÷šþ7L
"’!F ò÷1û
"!F ò÷,û2M
"R)F
 ò÷%û")F ô÷üù! #"FFú÷<ý ú÷¡üó÷üû÷þù÷5ýó÷×ÿø÷'þý÷óÿó÷áý! ÿ÷küÿ÷}üø÷—þÿ$õ4 Fô÷4þø÷¬ÿH"I08õ÷²ù(
Ðr¶þç FFFû÷¯û Fô÷þû÷Èû Fô÷þó÷kÿ Fô÷þô÷JúIpù÷`ùüç@(@H |@ÿÿ     PPÿ øµ
"’*I*Hó÷óý(H)IˆF%y&!'@4ŠB5Ð
€%I€}!ÉÁ€
!
!EÉC
!Á…ƒaƒ"‡x"B‡‡Á‡å‚%„e„¥„Ń¥€'!á„j!!…Ò!a… !¡…Iá…f†§†â!á†*!!‡Ia‡K!É!†á‡!‚ð_øe„¥„%„`ŽIˆBÑf†§†â à†*  ‡H`‡ø½ 8 ø
ªUrXO#ÿÿÿµ°FFF$þ÷bû!#™bHàš]Â`‚hÒüÐÂh*pd¼BôÛ"FàÇ`„häüÐÄh¬TR²Böәa °ð½0
@øµFFF$â(F1Fð÷Úÿ8Ud,öÛø½µñ÷Lü½pµr¶
%N­)F0Fó÷+ýFà)F0Fó÷%ýFÈ ó÷‘ü,õÐ*FI0Fó÷Äýb¶p½ø
 8 !àIBüÓpGÿµ°FFF$þ÷üú"#šb Ià8]È`ˆhÀüÐÈhd´BöÛ àœ$\Ì`ŒhäüÐÌh@¨BõӚa °ð½0
@
     0
tO
,O
ÌL
€P
XL
`L
M
    ¼L

ÔK
¨L
8M
tL
ÄL
$O
xO
L
¬J
˜J
L
L
,Q
M
„L
øL
M
 øK
! L
"0L
#àK
$|L
%¸K
&„J
'œL
(LL
)°L
*ìK
+ÈK
,ØL
-,M
. M
/hL
0ìL
1L
$R
2äL
3@L
4¼J
5ÜJ
6ôJ
7K
8$K
9<K
:TK
;lK
<„K
=œK
>´K
?(R
LQ
`O
lP
´Q
PP
LO
¼N
ÐN
„Q
<P
 P
ôO
˜Q
üQ
œO
üN
 P
ˆP
tM
XM
N
àO
N
4O
„O
N
ìM
Q
XQ
°O
4Q
lQ
ÔM
(N
DN
¤M
O
<M
üP
ÈO
xN
P
¼M
ŒM
¸P
äQ
ÌQ
äN
äP
R
ÐP
`N
¤N
ÈJ
àJ
øJ
K
(K
@K
XK
pK
ˆK
 K
°R
ÀE
}l@S
E
ÀE
•iÔR
E
ykS
 E
ÉkpS
 E
Ùb¤S
 E
Ñr\S
 E
•aÈR
E
yi„S
E
ÌF
élLS
F
g”S
F
@F

iôR
0F
ÅhäR
0F
…fŒR
ˆ
xR
ˆ
lR
ˆ
„R
ˆ
LR
ˆ
\R
ˆ
4R
`ê˜R
`ê¤R
è¼S
F
QmT
0F
aoìS
0F
nÔS
0F
ýp RØ€
äU
Q
ÜU
µþÈU
YþU
ÝýÀU
Uþ`U
µ
XU
ûLT
ø4U
EúðT
ýù”U
Yø¤U
5ý@U
¥ýüT
mý¼T
U
ÄT
    
´U
e
TT
©
°T
Ñ
`T
‘øÐT
‰úàT
Áþ@T
yùLU
É
tU
m
€U
%
U
ý

ŒT
…ÿøU
¹
lT
m

|T
•
hU
ýÿ0T
1ý4T
-ýU
5ü(U
¥üÐU
Ùü T
UøìU
M
yàUàýâÉâ©áÙáeãýäàuæ‰âAæaæ%âkæ-æâùç â
èâÑâ-ãsàÁàYâõäÀ¨„ä%´-9,Lh[tr X˜4·èäx1
hn
4Ê
(b@Û<“
ÀÂ`³8      ¡
@\ \Àl€\à?à}©%pˆ›ˆ


‡-1R3š5
7k;1¾;3^
;5–;7™Y™YëQBE.€ëQõ(33á:p=á:Â5…+Â533Â5Â5®Gá:Q8£0Q8@@@@@@@@@AAAAA@@@@@@@@@@@@@@@@@@          ˆˆˆˆˆˆ@ÿI
+QIURC: "pdpdeact"+QIURC: "closed",+QIURC: "recv",+RECEIVE,AIR780E_EVENT_NUM_00AIR780E_EVENT_NUM_11AIR780E_EVENT_NUM_22AIR780E_EVENT_NUM_33AIR780E_EVENT_NUM_44AIR780E_EVENT_NUM_55AIR780E_EVENT_NUM_66AIR780E_EVENT_NUM_77AIR780E_EVENT_NUM_88AIR780E_EVENT_NUM_99+QGPSXTRADATA:+QMTSUB:+CIPGSMLOC:+QGPSLOC:+QMTDISC:+QHTTPREAD:+CCID:+QISEND:+QIRD:+QHTTPREADFILE:+QHTTPPOSTFILE:+QLTONE:+QMTCLOSE:+CREG:+CGREG:+QMTPING:+CMTI:+CCLK:+QFOPEN:+QIOPEN:+QMTOPEN:+CPIN:+QMTCONN:+CSQ:+CMGR:+CME ERROR:+QMTUNS:+CTTS:+QMTSTAT:+QHTTPGET:+QFLST:+QHTTPPOST:+CGATT:+QMTRECV:+QMTPUBEX:>AIR780E_EVENT_QGPSXTRADATAAIR780E_EVENT_NEW_IP_DATAAIR780E_EVENT_SMS_DATAAIR780E_EVENT_QMTSUBAIR780E_EVENT_QGPSLOCAIR780E_EVENT_QMTDISCAIR780E_EVENT_QHTTPREADAIR780E_EVENT_READAIR780E_EVENT_CCIDAIR780E_EVENT_SENDAIR780E_EVENT_QHTTPREADFILEAIR780E_EVENT_QHTTPPOSTFILEAIR780E_EVENT_QLTONEAIR780E_EVENT_QMTCLOSEAIR780E_EVENT_CLOSEAIR780E_EVENT_RECEIVEAIR780E_EVENT_CREGAIR780E_EVENT_CGREGAIR780E_EVENT_QMTPINGAIR780E_EVENT_ACKAIR780E_EVENT_CCLKSEND OKSHUT OKAIR780E_EVENT_SEND_OKAIR780E_EVENT_OKHIDO_AT_EVENT_OKOKSEND FAILAIR780E_EVENT_SEND_FAIL-AIR780E_EVENT_POLLAIR780E_EVENT_QFOPENAIR780E_EVENT_QMTOPENAIR780E_EVENT_OPENAIR780E_EVENT_CPINAIR780E_EVENT_QMTCONNAIR780E_EVENT_LBS_LOCATIONAIR780E_EVENT_CSQHIDO_AT_EVENT_SEND_ERRORHIDO_AT_EVENT_ERRORERRORAIR780E_EVENT_READ_SMSAIR780E_EVENT_NEW_SMSAIR780E_EVENT_QMTUNSAIR780E_EVENT_QTTSAIR780E_EVENT_QMTSTATAIR780E_EVENT_PDPDEACTAIR780E_EVENT_CONNECTCONNECTAIR780E_EVENT_QHTTPGETEVENT_EXITAIR780E_EVENT_QFLSTAIR780E_EVENT_QHTTPPOSTAIR780E_EVENT_CGATTAIR780E_EVENT_INIT_TIMEOUTHIDO_AT_EVENT_TIMEOUTAIR780E_EVENT_QMTRECVAIR780E_EVENT_QMTPUBEXAIR780E_EVENT_DELAYAIR780E_EVENT_RDYRDYEVENT_ENTRYAT+CSTT="%s","","" 
AT+CIPRXF=1 
AT+CIPMUX=1 
AT+CCID 
AT+CIMI 
ATI 
AT+CGSN 
AT+CIICR 
AT+CIFSR 
AIR780EAIR780ERunATCmdAIR780EIdleAIR780EPowerOffAIR780EIPCheckAIR780EIPPollAIR780EPowerOnAIR780ECloseWirelessAIR780EOpenWirelessAIR780EInitAIR780EIPInitAIR780EATCmdInitAIR780EATCmdTestAIR780EReadyAIR780EIPReadyAIR780EWaitSimCardReadyAIR780ESearchingNetworkAIR780ESocketSendDataAIR780ESocketCloseAIR780ESocketConnectAIR780ECSQAIR780ELocotalog_uploaddevice_idat_cmdtcp_senddbg_modeset_rtcmmodeset_uwbenableset_gpsupdatetimeaudio_volumetcp_closeupdatetcp_creategps_baud_rateset_dataratedebug_off4g_powerofflogset_rtcmrtc_set_alarmlog_cleandebug_on4g_poweronserver_infoinfosleepset_ntripset_gps_sset_chaichugps_sclose_wirelessopen_wirelesstcp_connectrtc_getrtc_setlog_printreboottesttts_playset_qxwzclearls0V
 ¼¨`0W
¼ IÜ*

$X$CCMSG,RMC,1,0,*04 
\GSAšDJV‹1A[LLzF\TXT<„0 
2
’] …¸R
ùlŒS½d›,%ky
‹T,õc,
š$@˹i@
z
KÈB
0bUª_$GNGGA,LBS,        
Gâ
Zÿ
H    ü©ñÒMb@@Z0Z ZY,ð?(Zà    &(“Ð?8     @&    @V
;¾$ؼ@2V
ù¿UÁ    #8
ÿ
ÿ
R²

!/!


I$>
%


%


%
%    
%C



%C
%


%

 
%
%
%C


%C&I



(( 











1

1

11 I8     I  I8    4! I8     "I#7I$I%I&I    'I(I)

*

+

,
-./

40

41

42
434445.

:;9?I

6.

:;9?

7.

:;9G

8.

:;9?I 9.

:;9? :.

:;9G ;.

:;9?I<.

:;9?=.

:;9G>.

:;9?I

@?.

:;9?

@@.

:;9G

@A.

:;9?I

@
B.

:;9?

@
C.

:;9G

@
D

1

E

1F

1

XYWG

1XYWH.

1

I.

1

@J.

1

@
K.

1L.

<4I?M.

<4?N

IO

PI:;9QI4R

S

T

UVW1X4I    ,Y4I    Z4I[4I,\4I]4I    4^4I    ,4_4I4`4I,4a4I4b41    ,c41d41,e41f1g1hI    iIjIkI    4lI    ,4mI4n1    o1p4I    ?q4I?<r4I,s4It5Iu;v=w
%x<
%

%

.

(ÿÿÿÿarmcc+| 
¨`VA|„…†Ž
0ÿÿÿÿarmcc+
| 
    
HÜ*
0ÿÿÿÿarmcc+
| 
    
ŒÚ*
0ÿÿÿÿarmcc+
| 
    
ÐÌ*
0ÿÿÿÿarmcc+
| 
    
(ÿÿÿÿarmcc+| 
(ÿÿÿÿarmcc+| 
(ÿÿÿÿarmcc+| 
(ÿÿÿÿarmcc+| 
(ÿÿÿÿarmcc+| 
(ÿÿÿÿarmcc+| 
(ÿÿÿÿarmcc+| 
(ÿÿÿÿarmcc+| 
(ÿÿÿÿarmcc+| 

ÔP
ÜP
ÞP
àP
âP
äP
æPH
:|t
ðÏdA|„Ž
t
,
®A~„Ž
AdT~t
4A~„Ž
t
PA~„Ž
 t
`Ð^
A{„…†‡Ž
At¬{t
?
z
A~Ž
t
°xA~„Ž
 
dÚt
¬~&A|„…†Ž
 
@)
Ì
¼
t
ä…DA~„Ž
t
°‘HA~„Ž
t
Ò~A~„Ž
Ax|~t
¤Ò0A~„Ž
t
ÜÑ8A~„Ž
t
ÜÒ0A~„Ž
t
Ó0A~„Ž
H
ÙH
¶ÉH
àíH
èÙt
 
A~„Ž
t
|
A~„Ž
t
&|A~„Ž
t
{
A~„Ž
t
hÎ
A~„Ž
t
"

A~„Ž
t
ô!

A~„Ž
t
"

A~„Ž
Ì
@”t
œˆHA~„Ž
Axa~t
|“&A~„Ž
Ì
؝t
äžNA~„Ž
Axd~Ì
˜¤t
8£BA~„Ž
Ax^~$t
¨¨4
A{„…†‡Ž
AtN
{At
¨tA~„Ž
t
Ԇ¾
A|„…†Ž
t
$ajAz„…†‡Ž
t
´‰VA|„…†Ž
t
ìˆÈAz„…†‡Ž
ø
̆t
4†ŒAz„…†‡Ž
ø
Ȇt
aA|„…Ž
t
h‘:A|„…†Ž
t
@‘$A~„Ž
t
0‘t
$‘t
¨Œ A|„…†Ž
t
€˜lA|„…†Ž
t
ø˜2Ax„…†‡Ž
t
¤–‚
Az„…†‡Ž
Ì
@˜Ì
`˜t
(•p
Az„…†‡Ž
t
À|†A~„Ž
t
P}jA|„…†Ž
t
x2Az„…†‡Ž
Ì
´FÌ
\$@|"A~„Ž
t
äŒjAz„…†‡Ž
t
Pœ
Az„…†‡Ž
t
ŽÔA{„…†‡Ž
 
‘
Ì
‘t
8A~„Ž
t
°‹„A|„…†Ž
t
 Š^A|„…†Ž
t
 {,A}„…Ž
t
@ŒhAz„…†‡Ž
$ŠDA}„…Ž
t
TŠLA|„…†Ž
(t
‹¨A|„…†‡
y
ÄÅÆÇAXÄÅÆÇÌ
´”$ĔXA{„…†‡Ž
t
t*
<t
”A~„Ž
 
x” 
X” 
˜”t
Œ¢&B~„Ž
t
̒¢Az„…†‡Ž
t
dÏ0A|„…†Ž
t
xÎäAx„…†‡Ž
t
´“„Az„…†‡Ž
ø
¬“t
þ‘t
’t
®‘t
ü‘t
<”t
¬‘t
’ÊA~„Ž
t
ø0A|„…†Ž
t
îß.A|„…†Ž
t
¨ßFAz„…†‡Ž
t
,¦A|„…†Ž
t
,ž¶Az„…†‡Ž
$t
í´Aw„…†‡Ž
AvG
{At
lìXAz„…†‡Ž
$t
<Ÿ`
Aw„…†‡Ž
FvO
{A$t
œ ð
Aw„…†‡Ž
Bt[
{At
ô
ZA{„…†‡Ž
t
X¤>A|„…†Ž
t
ô
6A}„…Ž
t
¾
6A}„…Ž
t
Œ
2A}„…Ž
t
\
0A}„…Ž
t
ˆ£ÐAz„…†‡Ž
$¼¢TA{„…†‡Ž
$£t
*
`A~„Ž
$t
œ
ŠAw„…†‡Ž
Bvb
{At
ô
¾Ax„…†‡Ž
$*
ÊA~„Ž
t
\
ì
Az„…†‡Ž
t
°§jA~„Ž
t
¸¤BA|„…†Ž
$t
ΪÀAw„…†‡Ž
CtF
{At
B
ZA~„Ž
t
ä
^A~„Ž
$<¬pA}„…Ž
t
´¤t
„
ÔA|„…†Ž
t
¬
ÔA|„…†Ž
$
¼A|„…†Ž
t
`ª^A|„…†Ž
t
Ì
LAz„…†‡Ž
t
¼¬t
 

A~„Ž
t
Ô
LA~„Ž
t
«žA|„…†Ž
t
̪t
´
 A~„Ž
t

œA|„…†Ž
t
p
 A|„…†Ž
t
ü©^A|„…†Ž
t
¸
A~„Ž
t
¥ Az„…†‡Ž
t
Š
 A~„Ž
t
¶¤ 
ä
t
Ìs
A~„Ž
t
uT
Ax„…†‡Ž
t
4t@A|„…†Ž
$8ft
hfA~„Ž
t
LfA~„Ž
t
fA~„Ž
t
fA~„Ž
t
eAŽ
AžJt
,ešA~„Ž
Ajz
~At
|lTAŽ
AzJ
At
”iA~„Ž
t
xkLA~„Ž
$t
Èk¦Ax„…†‡Ž
AvQ
{At
ØbìAx„…†‡Ž
t
Ðr¢Az„…†‡Ž
$t
”a4
Ax„…†‡Ž
Aj]
{At
øs6A~„Ž
t
s6A~„Ž
t
,w4A~„Ž
t
Tu2A~„Ž
t
”t:A~„Ž
t
xiA~„Ž
Ì
èlt
Pm
Ax„…†‡Ž
$t
gn
A{„…†‡Ž
Ab¬
{At
iVA~Ž
t
Äh2A~„Ž
t
„fZA~„Ž
t
ølHA|„…†Ž
t
¼d@A~„Ž
t
$k@A~„Ž
 
Øst
ÐtrA|„…†Ž
,t
`o&
Ax„…†‡Ž
At
{AÄÅÆÇA t
œnŒAx„…†Ž
]
|A t
üpèAx„…†Ž
p
|At
(ržAz„…†‡Ž
t
ôc`A|„…Ž
t
xd$A|„Ž
t
 dA~„Ž
t
„ÌA~„Ž
t
|ÌA~„Ž
t
lÌA~„Ž
t
ðØA|„…†Ž
Ì
àØ
t
¤×A~„Ž
Ì
x×Ì
”×
ø
h×t
ˆØ&A~„Ž
ø
p×t
´Ø&A~„Ž
ø
`×t
hØA~„Ž
t
ì×A~„Ž
Ì
ØÌ
Ø$Ì×$Ü×ø
dØÌ
TØ
ø
Œ×t
,Ø A~„Ž
 
„    
 
¼    
 
     
Ì
Œ
 
H    
 
h    
t

:Az„…†‡Ž
t


,D~„Ž
t
H

pA|„…†Ž
t
Ø    
4F~„Ž
t
|
nAx„…†‡Ž
t
À

(D~„Ž
$t
œ
~Aw„…†‡Ž
BvP
{At
\
2A|„…†Ž
Ì
è
(Ì
$    
$t

TAx„…†‡Ž
HvY
{A$t
ð

‚Aw„…†‡Ž
Iv`
{At
¸iÐA~„Ž
DdN
~At
àj$A|„Ž
t
kA~„Ž
$t
ø€–Ay„…†‡Ž
EvO
{A$t
˜–Ay„…†‡Ž
EvO
{At
tFA~„Ž
Ax^
~A$t
8€~Ay„…†‡Ž
AlW
{A$t
8‚€
Ay„…†‡Ž
A^o
{At
X„‚A|„…†Ž
t
<„A~„Ž
t
 „A~„Ž
$ðƒt
„ A~Ž
t
ÈdA~„Ž
Avo~t
à~pA~„Ž
t
ˆë@Az„…†‡Ž
t
XèHA|„…†Ž
$t
ÈëbAw„…†‡Ž
Atf
{A$t
ØèjAw„…†‡Ž
Av]
{At
”êHAz„…†‡Ž
$|êA~„Ž
t
LépA|„…Ž
t
¼èD~„Ž
t
 èD~„Ž
t
lëA|Ž
t
NìA|„…†Ž
t
0ìA|„…†Ž
$t
ÀéºAw„…†‡Ž
DvR
{At
ÜêŒAz„…†‡Ž
t
¤zA~„Ž
$t
°z0A|A{ŽBú~Q{A|A    t
îzA~„Ž
t
àzA~Ž
(t
t±>A|A{ŽDú~D
{A|B    A(t
¼±HA|A{ŽDú~D
{A|B    A t
²^A{„…†‡Ž
Ejh{t
t²A~„Ž
 
{ø
yt
Œy
Az„…†Ž
t
(yLAŽ
Axct
ú¤A~„Ž
t
´¬A~„Ž
t
ĪA~„Ž
t
œ#
4A|„…Ž
Ì
Ø"
t
œ$
&A|„…†Ž
t
ü"
šA|„…†Ž
t
($
nA|„…†Ž
t
ð#
2A|„…†Ž
t
È$
>A~„Ž
t
<&
€A|„…†Ž
t
%
RA|„…Ž
t
X"
vAz„…†‡Ž
$t
d%
ÔAx„…†‡Ž
AvM
{At
ü>
A|„Ž
t
Ô#
D~„Ž
t
ÄíA~„Ž
t
Ìì,A|„…Ž
Ì
üì
$Ô
t
X(
"A~„Ž
 t
PB
NAw„…†‡Ž
Avd{ t
„A
RAw„…†‡Ž
Avf{t
ð„$A~„Ž
t
…¨Az„…†‡Ž
 t
l|<Ax„…†Ž
W
|A$¬|A~„Ž
t
À}<Az„…†‡Ž
(t
(
–Ay„…†‡Ž
Bî~†

{At
¤ 
HA|„…Ž
 t
´
ÎA{„…†‡Ž
Dpa{t
$ 
bAz„…Ž
 t
ø 
vA{„…†‡Ž
Btw{t
¤!
FA|„…†Ž
t
 
A~„Ž
t
B
8A|„…†Ž
t
¸@
®Az„…†‡Ž
t
¸ÉLAz„…†‡Ž
t
˜Ì‚A~„Ž
Cp|~t
8Ì*A~„Ž
t
ìÙjAz„…†‡Ž
t
€Ú(
Az„…†Ž
t
è
NAŽ
Bzct
L 
HAŽ
Bz`t
(
”Az„…†‡Ž
t
LÓ Az„…†‡Ž
t
è{,A~„Ž
$ÐxA~„Ž
t
$"
,A|„…†Ž
 t
dw&
Az„…†‡Ž
CvŽ{t
ìx(Az„…†‡Ž
t
¤Õ
Az„…†‡Ž
t
ÜA
Az„…†‡Ž
t
X6
B~„Ž
 t
èLA|„…†Ž
Avc| 
DB
 
ß2 
¼Ý PDÞdAŽ
PDßdAŽ
PXÝdAŽ
PàÝdAŽ
P¨ÞdAŽ
t
Ý>DŽ
PüÜAŽ
t
Ä÷6Az„…†‡Ž
t
øA~„Ž
t
D÷tAz„…†‡Ž
t
À&
hAz„…†‡Ž
t
<'

Az„…†‡Ž
t
”
|Az„…†‡Ž
t
l

|Az„…†‡Ž
t
P
t
´
t
´þ
A~„Ž
t
Xþ4A~„Ž
t
ÜýTA~„Ž
t
Tþt
Dú4A~„Ž
t
üù4A~„Ž
t
û¤A|„…†Ž
t
Xø0A~„Ž
t
4ý0A~„Ž
t
¤ý0A~„Ž
t
lý0A~„Ž
t
T
RA|„…Ž
t
ø6A~„Ž
t
¸

A~„Ž
t

€A|„…Ž
t
d
ŽAz„…†‡Ž
t
¨
ŽA|„…†Ž
t
Ð
~A|„…†Ž
t
xùrA|„…†Ž
t
È
¸Az„…†‡Ž
t
l
<A|„…†Ž
t
$
<A|„…†Ž
t
¸
–A|„…†Ž
t
üÿ A|„…†Ž
t
ü

¸Az„…†‡Ž
t
øÔA|„…†Ž
t
„ÿ^A|„…†Ž
t
ˆúnA|„…†Ž
t
ÀþªA|„…†Ž
t
0ýt
,ýt
4üTA~„Ž
t
Øü4A~„Ž
t
¤ü*A~„Ž
t
Tøt
L
t
 üA~„Ž
 
f6
Œt
˜Ë@A|„…†Ž
t
Ê>A|„…†Ž
t
PÊ>A|„…†Ž
t
”Ê^Az„…†‡Ž
t
ÜËVAz„…†‡Ž
t
øÊ^Az„…†‡Ž
t
\Ë8A|„…†Ž
t
âÍ:A~„Ž
t
ÎA~„Ž
t
ÐÍA~„Ž
t
*Î4A|„…†Ž
t
^Î
A~„Ž
t
dÍbA~„Ž
 
Z{ŒPL{BŽ
t
̌A|„…†Ž
t
°ÙA~„Ž
t
Ù@A|„…†Ž
 t
¤ 
jAx„…†‡Ž
Dno{t
ÄÙA~„Ž
t
ˆÙ A~„Ž
t
`Ù A~„Ž
t
œÏ4A~„Ž
t
 à0A~„Ž
 
Ìát
xà:A~„Ž
t
TàA~„Ž
t
,ã4A|„…†Ž
t
üâ*A~„Ž
t
ÈâA~„Ž
t
@æ A~Ž
t
$â$A~„Ž
t
¨á$A|„…†Ž
t
Øá4A|„…†Ž
t
`æ
A~„Ž
$t
dãl
Aw„…†‡Ž
ApŠ
{A t
üä
Aw„…†‡Ž
Bt‡{ø
à t
tæd
Ay„…†‡Ž
Dn¬{t
ˆâ6A|„…†Ž
t
Xâ$A~„Ž
t
ôäA~„Ž
t
jæA~„Ž
t
,æA~„Ž
t
âA~„Ž
t
øçA~„Ž
t
âA~„Ž
t
èA~„Ž
t
âA~„Ž
t
Ðâ"A~„Ž
ø
ràt
ÀàØAz„…†‡Ž
t
´ñA~Ž
t
˜ô A~Ž
t
ÄïA~„Ž
ø
¤ît
\îA~„Ž
t
€óB~„Ž
ø
0ït
€ï:A|„…Ž
t
<ï,Az„…†‡Ž
t
ÜôA~Ž
t
0ñA~„Ž
t
ÊôB~„Ž
t
ñA~Ž
t
lñA~Ž
t
õ0A|„…†Ž
t
ôóA~Ž
t
|ôA~Ž
t
ô*A|„…Ž
t
Lô*A|„Ž
t
TñA~„Ž
t
õA~„Ž
t
¼ôA~Ž
t
êñA~Ž
t
ŽóA~Ž
t
èí^B~Ž
t
˜òA|„…Ž
t
Âñ(Az„…†Ž
t
îA~Ž
t
œóBA|„…Ž
t
dóA~Ž
t
õzAz„…†‡Ž
t
øñ”Az„…†Ž
t
°òžAz„…Ž
t
@ñA~Ž
t
hïA~Ž
t
´îxA|„…Ž
t
|îA~Ž
t
÷$A~„Ž
t
¬
"A~Ž
A|t
üð.A~„Ž
t
ÄõA|„…†Ž
t
àõ.A~„Ž
t
döFAz„…†‡Ž
t
@ðLAz„…†‡Ž
t
¼öPAz„…†‡Ž
t
°öA|„Ž
t
 ðXAz„…†‡Ž
t
ðA~Ž
t
öJAz„…†‡Ž
t
èïRAz„…†‡Ž
t
èó
A~„Ž
ø
°îH
äíH
âít
T;
8A|„…Ž
t
 ;
(A|„…Ž
t
H;
A~„Ž
t
Œ=
8A|„…Ž
t
X=
A~Ž
t
n=
A|„…Ž
t
\+
¶A|„…Ž
t
ô:
&A|„…Ž
t
,
2A~Ž
t
>
0A|„…Ž
t
D,
DA~Ž
t
¬9
6
Az„…†Ž
t
 +
*A|„…Ž
t
ô6
Ú
Ax„…†‡Ž
t
<
A~„Ž
t
€<
A~„Ž
t
Ä=
$A~„Ž
t
è=
A~„Ž
t
Œ;
A~„Ž
t
ž;
A~„Ž
t
ø*
&A~Ž
t
,9
A~„Ž
t
9
$A|„…Ž
t
49
&A~„Ž
t
$=
4A|„Ž
t
\9
HA|„…Ž
t
<
A~„Ž
t
<
ŽAz„…†‡Ž
t
®;
TA|„…Ž
t
$<
VAz„…†‡Ž
0t
~:A|Av„    …†‡ŽF
A{ÄÅÆÇA|A    A t
”²ˆAx„…†‡Ž
AvA{ t
:~>Aw„…†‡Ž
W
A{A t
´ŠAx„…†‡Ž
AbB{$t
\³fAw„…†‡Ž
AvF
A{A|̳t
x~.Az„…†‡Ž
 t
ܳ.Aw„…†‡Ž
AtT{PÈ¿,P¤Ã4t
ÂHA|„…†Ž
t
$ÃNA{„…†‡Ž
t
ôÁ$t
|Ã¨|Ât
ˆÂ’A~„Ž
 t
ÈÇLAw„…†‡Ž
K
A{AP΀2t
ÈHA|„…†Ž
t
ÞÄAŽ
t
¾Ä A~„Ž
t
¦Ç"A~„Ž
8t
Åæ
A|Aw„    …†‡ŽArN
AwA{ÄÅÆÇA|A    APZÄ"$t
ÜÃ~Aw„…†‡Ž
AvM
A{A$t
üÄRA|„…†Ž
At[
A|At
\È A~„Ž
,t
vÇ0A|Av„    …†‡ŽS{ÄÅÆÇA|A    t
|ÄA|„…†Ž
t
\Å4t
z¯A~„Ž
t
¨¯A~„Ž
t
D¯6A|„…†Ž
t
Œ¯A~„Ž
t
į6A|„…†Ž
t
É\Az„…†Ž
t
¨È,A|„…†Ž
t
ÔÈ<A~„Ž
t
|È,A|„…†Ž
$t
lÉJAw„…†‡Ž
AvJ
A{At
š´t
²´A~„Ž
t
`¶$Ax„…†‡Ž
t
À¿t
„»ÆAx„…†‡Ž
t
δÌA|„…†Ž
t
šµÄA|„…†Ž
P¬¿t
”¾
A|„…Ž
¨HÁt
ø¿2A|„…†Ž
¨Át
TÁ„Az„…†‡Ž
PèÁ$t
”À€A{„…†‡Ž
AfL
A{A|$Át
4ÀXA|„…†Ž
t
œ­A~„Ž
t
t®8A|„…†Ž
t
4¯A~„Ž
t
$¯A~„Ž
t
¬­@Az„…†‡Ž
(t
T­BA|Ax„…Ž\{ÄÅA|A    t
È®PA~„Ž
¨¬®PX®t
ô­bA|„…†Ž
|(±t
€°.A|„…†Ž
t
T°,A|„…†Ž
P@±|X±$t
®°nAw„…†‡Ž
AvO
A{AP±P"±t
¸®A~„Ž
t
ú¯ZA{„…†‡Ž
$t
¾¬–A{„…†‡Ž
AvL
A{At
d5
*A}„…Ž
AzR}t
5
´Az„…†‡Ž
t
4>
´Az„…†‡Ž
t
úA
A~„Ž
$ðP,A}„…Ž
t
Q(A|„…†Ž
$t
DQ`A{„…†‡Ž
Av„Ctj{$¤Q"A~„Ž
$ÆQ$$êQ$øQ$üQA~„Ž
$R$&R(A}„…Ž
Ì
NRÌ
bR$pRA~„Ž
$ŒRA}„…Ž
$¦R$¸RA}„…Ž
(t
ˆ,
X
A{„…†‡Ž
Av„Api
{A$t
.
ÚAw„…†‡Ž
A`"
{A$t
T)
A|Az„ŽG{ÄA|A    $t
¨)
$A|Az„ŽM{ÄA|A    t
D5
$t
t)
.A|Ax„ŽR{ÄA|A    t
Ð)
(Az„…†Ž
 t
5
,Aw„…†‡Ž
CvQ{t
ø4
 Az„…†‡Ž
t
Z5

t
ÖRA|„…†Ž
t
ðR|A|„…†Ž
$t
lSH
A{„…†‡Ž
Dt`
{At
´TA~„…
DÄÅt
ÀTA~„…
DÄÅ(t
ÐTÊA{„…†‡Ž
Av„Ant
{A$t
 UêA{„…†‡Ž
Cvr
{A$V,A|„…†Ž
t
¼VA~„Ž
t
ÌV"A|Ž
Ot
ôVA|Ž
JÌ
W(t
8W2H~„Ž
$tW(
œW&t
ÄW8D~„Ž
$üW A~„Ž
$X&A~„Ž
ø
¸*
 
ì*
ø
À*
$t
DX6A|A{ŽArU{A|A     t
zX^A|„…†Ž
Avl|t
èXlAx„…†‡Ž
 
XY$$hYrA}„…†
k
ÄÅÆAIÄÅÆ$ÚYA~„Ž
(t
ôY¤A{„…†‡Ž
Av„Atp
{At
˜ZrAz„…†‡Ž
t
[6H~„Ž

T[ø
x[t
€[A~„Ž
$t
”[
Aw„…†‡Ž
BnB
{A$t
²\JAw„…†‡Ž
Afc
{A$_ $(_$$t
L_¦Ax„…†‡Ž
AvL
{A$t
ò_zA{„…†‡Ž
Av„Apy{$l`t
Œ`A|Ž
It
**
0Az„…†‡Ž
t
Z*
A~„…
KÄÅt
ü)
.t
ü-
C:\Keil_v5\ARM\ARMCC\Bin\..\include\stdint.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]PSð½

signed charshortintlong long
unsigned charunsigned shortunsigned intunsigned long longPint8_tŠ
8 Pint16_t™
9 Pint32_t¢
: Pint64_t©
; Puint8_t¶
> Puint16_tÇ
? Puint32_tÙ
@ Puint64_té
A Pint_least8_tŠ
G Pint_least16_t™
H Pint_least32_t¢
I Pint_least64_t©
J Puint_least8_t¶
M Puint_least16_tÇ
N Puint_least32_tÙ
O Puint_least64_té
P Pint_fast8_t¢
U Pint_fast16_t¢
V Pint_fast32_t¢
W Pint_fast64_t©
X Puint_fast8_tÙ
[ Puint_fast16_tÙ
\ Puint_fast32_tÙ
] Puint_fast64_té
^ Pintptr_t¢
e Puintptr_tÙ
f Pintmax_t©
j!Puintmax_té
k!€
../Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l071xx.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM"½
½
NonMaskableInt_IRQnrHardFault_IRQnsSVCall_IRQn{PendSV_IRQn~SysTick_IRQnWWDG_IRQnPVD_IRQn
RTC_IRQnFLASH_IRQnRCC_IRQnEXTI0_1_IRQnEXTI2_3_IRQnEXTI4_15_IRQnDMA1_Channel1_IRQn    DMA1_Channel2_3_IRQn
DMA1_Channel4_5_6_7_IRQnADC1_COMP_IRQnLPTIM1_IRQn USART4_5_IRQnTIM2_IRQnTIM3_IRQnTIM6_IRQnTIM7_IRQnTIM21_IRQnI2C3_IRQnTIM22_IRQnI2C1_IRQnI2C2_IRQnSPI1_IRQnSPI2_IRQnUSART1_IRQnUSART2_IRQnLPUART1_IRQnPIRQn_Type×
k*½¸
ISR½#IER½#CR½#CFGR1½#CFGR2½#SMPR½#RESERVED1Y
#RESERVED2Y
#TR½# RESERVED3Y
#$CHSELR½#(õY

RESERVED4j#,DR½#@›Y

RESERVED5#DCALFACT½#´
tY
PADC_TypeDefÎ
Ž
*çCCR½#PADC_Common_TypeDef×
“
*’CSR½#PCOMP_TypeDef

*·CSR½#PCOMP_Common_TypeDef'
¢
*Ç    DR½#IDRÇ#RESERVED0:
#RESERVED1I
#CR½#RESERVED2Y
#INIT½#POL½#t:
PCRC_TypeDefS
³
*š
IDCODE½#CR½#APB1FZ½#APB2FZ½#PDBGMCU_TypeDefá
¿
*æ
CCR½#CNDTR½#CPAR½#CMAR½#PDMA_Channel_TypeDef1
Ë
*žISR½#IFCR½#PDMA_TypeDef‚
Ñ
*ÄCSELR½#PDMA_Request_TypeDef²
Ö
*ªIMR½#EMR½#RTSR½#FTSR½#SWIER½#PR½#PEXTI_TypeDefà
ä
*à „
ACR½#PECR½#PDKEYR½#PEKEYR½#PRGKEYR½#OPTKEYR½#SR½#OPTR½#WRPR½# À ½
RESERVED1·#$WRPR2½#€
PFLASH_TypeDef?
ö
*¹RDP½#USER½#WRP01½#WRP23½#WRP45½#POB_TypeDefö
ƒ*Õ,MODER½#OTYPER½#OSPEEDR½#PUPDR½#IDR½#ODR½#BSRR½#LCKR½#¾½

AFRµ# BRR½#(PGPIO_TypeDefL
–*Ç ISR½#ICR½#IER½#CFGR½#CR½#CMP½#ARR½#CNT½#PLPTIM_TypeDefê
¥*»$CFGR1½#CFGR2½#„½
EXTICR{#Y


RESERVED’#CFGR3½# PSYSCFG_TypeDef]
²*Þ,CR1½#CR2½#OAR1½#OAR2½#TIMINGR½#TIMEOUTR½#ISR½#ICR½#PECR½# RXDR½#$TXDR½#(PI2C_TypeDefÒ
Ç*¬KR½#PR½#RLR½#SR½#WINR½#PIWDG_TypeDefr    
Ô*²$CSSA½#CSL½#NVDSSA½#NVDSL½#VDSSA½#VDSL½#LSSA½#LSL½#CR½# PFIREWALL_TypeDefÁ    
å*åCR½#CSR½#PPWR_TypeDefK

î*¤TCR½#ICSCR½#CRRCR½#CFGR½#CIER½#CIFR½#CICR½#IOPRSTR½#AHBRSTR½# APB2RSTR½#$APB1RSTR½#(IOPENR½#,AHBENR½#0APB2ENR½#4APB1ENR½#8IOPSMENR½#<AHBSMENR½#@APB2SMENR½#DAPB1SMENR½#HCCIPR½#LCSR½#PPRCC_TypeDefy

Š*údTR½#DR½#CR½#ISR½#PRER½#WUTR½#RESERVEDY
#ALRMAR½#ALRMBR½# WPR½#$SSR½#(SHIFTR½#,TSTR½#0TSDR½#4TSSSR½#8CALR½#<TAMPCR½#@ALRMASSR½#DALRMBSSR½#HOR½#LBKP0R½#PBKP1R½#TBKP2R½#XBKP3R½#\BKP4R½#`PRTC_TypeDef¸
ª*‚$CR1½#CR2½#SR½#DR½#CRCPR½#RXCRCR½#TXCRCR½#I2SCFGR½#I2SPR½# PSPI_TypeDef 
»*žTCR1½#CR2½#SMCR½#DIER½#SR½#EGR½#CCMR1½#CCMR2½#CCER½# CNT½#$PSC½#(ARR½#,RESERVED12Y
#0CCR1½#4CCR2½#8CCR3½#<CCR4½#@RESERVED17Y
#DDCR½#HDMAR½#LOR½#PPTIM_TypeDef– 
×*²,CR1½#CR2½#CR3½#BRR½#GTPR½#RTOR½#RQR½#ISR½#ICR½# RDR½#$TDR½#(PUSART_TypeDef²
é*ìCR½#CFR½#SR½#PWWDG_TypeDefH
ó\

../Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_def.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMlŒ»
‹
HAL_OKHAL_ERROR
HAL_BUSYHAL_TIMEOUTPHAL_StatusTypeDefÔ
,Ç
HAL_UNLOCKEDHAL_LOCKED
PHAL_LockTypeDef$

5ì
..\Middlewares\HIDOLibrary\Include\HIDO_TypeDef.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\DuJian\Documents\L071\MDK-ARM¸<uvoid
unsigned charunsigned shortunsigned intunsigned long long
signed charshortintlong long
charfloatdoublePHIDO_VOID¶
$+PHIDO_UINT8¼
%+PHIDO_UINT16Í
&+PHIDO_UINT32ß
'+PHIDO_UINT64ï
(+PHIDO_INT8

)+PHIDO_INT16

*+PHIDO_INT32

++PHIDO_INT64$

,+PHIDO_CHAR1

-+PHIDO_FLOAT9

.+PHIDO_DOUBLEB

/+Å
HIDO_FALSEHIDO_TRUE
PHIDO_BOOL%
2+*úm_pDataz#m_u32Len‚
#"L
PHIDO_DataStructV
;*Ìm_u32Size‚
#m_u32Len‚
#m_pu8DataÌ#"]
PHIDO_ByteArraryStruct•
B¼C:\Keil_v5\ARM\ARMCC\Bin\..\include\stdarg.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]„Í°±
uvoid"ŠPva_list£
9.)¾
__va_list__ap#ì
..\Middlewares\HIDOLibrary\Include\HIDO_TypeDef.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\DuJian\Documents\L071\MDK-ARM,ø%uvoid
unsigned charunsigned shortunsigned intunsigned long long
signed charshortintlong long
charfloatdoublePHIDO_VOID¶
$+PHIDO_UINT8¼
%+PHIDO_UINT16Í
&+PHIDO_UINT32ß
'+PHIDO_UINT64ï
(+PHIDO_INT8

)+PHIDO_INT16

*+PHIDO_INT32

++PHIDO_INT64$

,+PHIDO_CHAR1

-+PHIDO_FLOAT9

.+PHIDO_DOUBLEB

/+Å
HIDO_FALSEHIDO_TRUE
PHIDO_BOOL%
2+*úm_pDataz#m_u32Len‚
#"L
PHIDO_DataStructV
;*Ìm_u32Size‚
#m_u32Len‚
#m_pu8DataÌ#"]
PHIDO_ByteArraryStruct•
Bˆ
../Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_dma.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM¼+€¹
uvoid"Ô"MtY
"ªPDMA_InitTypeDef€

JPHAL_DMA_StateTypeDef#
UPHAL_DMA_LevelCompleteTypeDef…
^PHAL_DMA_CallbackIDTypeDef¼
kPDMA_HandleTypeDefM
Š
*£ RequestY
#DirectionY
#PeriphIncY
#MemIncY
#PeriphDataAlignmentY
#MemDataAlignmentY
#ModeY
#PriorityY
#…
HAL_DMA_STATE_RESETHAL_DMA_STATE_READY
HAL_DMA_STATE_BUSYHAL_DMA_STATE_TIMEOUT¼
HAL_DMA_FULL_TRANSFERHAL_DMA_HALF_TRANSFER
Í
HAL_DMA_XFER_CPLT_CB_IDHAL_DMA_XFER_HALFCPLT_CB_ID
HAL_DMA_XFER_ERROR_CB_IDHAL_DMA_XFER_ABORT_CB_IDHAL_DMA_XFER_ALL_CB_ID)þ__DMA_HandleTypeDefHInstance~#Initî#Lock×#$State„#%ParentÚ#(O²%Þ"ªXferCpltCallback²#,OÖ%Þ"ÎXferHalfCpltCallbackÖ#0Oþ%Þ"öXferErrorCallbackþ#4O£%Þ"XferAbortCallback##8ErrorCodeâ#<DmaBaseAddressè#@ChannelIndexY
#D"rt
l

../Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMXt¼
ê

RESETSET
PFlagStatusÕ
­
PITStatusÕ
­
¨
DISABLEENABLE
PFunctionalState

³
Ù
SUCCESSERROR
PErrorStatus@

º
ø
../HIDOLibrary/Include/HIDO_TypeDef.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM(ѵ
uvoid
unsigned charunsigned shortunsigned intunsigned long long
signed charshortintlong long
charfloatdoublePHIDO_VOIDÂ
$+PHIDO_UINT8È
%+PHIDO_UINT16Ù
&+PHIDO_UINT32ë
'+PHIDO_UINT64û
(+PHIDO_INT8

)+PHIDO_INT16 

*+PHIDO_INT32)

++PHIDO_INT640

,+PHIDO_CHAR=

-+PHIDO_FLOATE

.+PHIDO_DOUBLEN

/+Ñ
HIDO_FALSEHIDO_TRUE
PHIDO_BOOL1
2+*†m_pData†#m_u32LenŽ
#"X
PHIDO_DataStructb
;*Øm_u32SizeŽ
#m_u32LenŽ
#m_pu8DataØ#"i
PHIDO_ByteArraryStruct¡
Bø
../HIDOLibrary/Include/HIDO_TypeDef.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMX‚ 0
uvoid
unsigned charunsigned shortunsigned intunsigned long long
signed charshortintlong long
charfloatdoublePHIDO_VOIDÂ
$+PHIDO_UINT8È
%+PHIDO_UINT16Ù
&+PHIDO_UINT32ë
'+PHIDO_UINT64û
(+PHIDO_INT8

)+PHIDO_INT16 

*+PHIDO_INT32)

++PHIDO_INT640

,+PHIDO_CHAR=

-+PHIDO_FLOATE

.+PHIDO_DOUBLEN

/+Ñ
HIDO_FALSEHIDO_TRUE
PHIDO_BOOL1
2+*†m_pData†#m_u32LenŽ
#"X
PHIDO_DataStructb
;*Øm_u32SizeŽ
#m_u32LenŽ
#m_pu8DataØ#"i
PHIDO_ByteArraryStruct¡
B8
..\Middlewares\HIDOLibrary\Include\HIDO_FSM.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\DuJian\Documents\L071\MDK-ARMÄh;uvoid
char"²""PHIDO_StateStruct“

D!PHIDO_StateListStruct‚
E%PHIDO_FSMStruct®
FPHIDO_FSMQueueStruct4
G$PHIDO_FSMQueueDataStructõ

H(PHIDO_StateArgStructÃ
OPHIDO_DebugFunc
RPHIDO_StateFuncÄ
S)íHIDO_StateStructm_pcNameñ
#m_pstParentó#m_pstInitó#m_fnProc}
#¸"í
)´HIDO_FSMQueueDataStructm_u32Eventr#m_pArgÀ#)ªHIDO_FSMQueueStructm_u32Cntr#m_u32Rearr#m_u32Frontr#m_u32Sizer#m_pstBuffª#"-
)úHIDO_FSMStruct0m_u16ID_#m_u16DbgFlag_#m_pstCurrentStateó#m_pPrivateDataÀ#m_pcNameñ
#m_ppcEventName~#m_pstNext#m_stEventQueue
#m_fnDebugFuncg
#,ñ
"z)¿HIDO_StateListStructm_pstStateó#m_pstNext¿#"à*ïm_pArgj#m_pstAfterStateó#È"ïN”»%%»%%t"ü"ß"÷N¹»%%r%Àx

..\Middlewares\HIDOLibrary\Include\HIDO_BaseQueue.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\DuJian\Documents\L071\MDK-ARMàx!*‘m_u32UsedCnt"#m_u32Front"#m_u32Rear"#m_u32TotalCnt"#PHIDO_BaseQueueStruct¸
*Õm_pAddr#m_u32Len"#PHIDO_BaseQueueMemInfoStruct-

t
../Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_lptim.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMð¶
¸
*þ
SourceY
#PrescalerY
#PLPTIM_ClockConfigTypeDefÖ
9*ÉPolarityY
#SampleTimeY
#PLPTIM_ULPClockConfigTypeDef

K*©SourceY
#ActiveEdgeY
#SampleTimeY
#PLPTIM_TriggerConfigTypeDefl

\*É(Clockþ#UltraLowPowerClockI
#Trigger©
#OutputPolarityY
#UpdateModeY
# CounterSourceY
#$PLPTIM_InitTypeDefË

så
HAL_LPTIM_STATE_RESETHAL_LPTIM_STATE_READY
HAL_LPTIM_STATE_BUSYHAL_LPTIM_STATE_TIMEOUTHAL_LPTIM_STATE_ERRORPHAL_LPTIM_StateTypeDefb
*Ï0InstanceO#InitI#Status›#,Lock×#-StateU#."StåPLPTIM_HandleTypeDef
Ÿ
d
../Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_adc.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMˆô
ð¸
*–RatioY
#RightBitShiftY
#TriggeredModeY
#PADC_OversamplingTypeDefÔ
8*áHClockPrescalerY
#ResolutionY
#DataAlignY
#ScanConvModeY
#EOCSelectionY
#LowPowerAutoWaitY
#LowPowerAutoPowerOffY
#ContinuousConvModeD #DiscontinuousConvModeD #ExternalTrigConvY
# ExternalTrigConvEdgeY
#$DMAContinuousRequestsD #(OverrunY
#,LowPowerFrequencyModeY
#0SamplingTimeY
#4OversamplingModeY
#8Oversample
#<PADC_InitTypeDef5

ª
*ChannelY
#RankY
#PADC_ChannelConfTypeDefù
¿
*¥WatchdogModeY
#ChannelY
#ITModeD #HighThresholdY
#LowThresholdY
#PADC_AnalogWDGConfTypeDef<
Ú
)¹__ADC_HandleTypeDef\Instance9#Initá#DMA_Handle?#LLock×#PStateE#TErrorCodeE#X"Ï"ötY
PADC_HandleTypeDefÆ
 „

../HIDOLibrary/Include/HIDO_BaseQueue.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMѸ´
*m_u32UsedCnt"#m_u32Front"#m_u32Rear"#m_u32TotalCnt"#PHIDO_BaseQueueStructÄ
*ám_pAddr##m_u32Len"#PHIDO_BaseQueueMemInfoStruct9

„

../HIDOLibrary/Include/HIDO_BaseQueue.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM<‚À/
*m_u32UsedCnt%#m_u32Front%#m_u32Rear%#m_u32TotalCnt%#PHIDO_BaseQueueStructÄ
*ám_pAddr&#m_u32Len%#PHIDO_BaseQueueMemInfoStruct9

D
../HIDOLibrary/Include/HIDO_FSM.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM,|Ä.
uvoid
char"¾".PHIDO_StateStructŸ

D!PHIDO_StateListStructŽ
E%PHIDO_FSMStructº
FPHIDO_FSMQueueStruct@
G$PHIDO_FSMQueueDataStruct

H(PHIDO_StateArgStructÏ
OPHIDO_DebugFunc*
RPHIDO_StateFuncÐ
S)ùHIDO_StateStructm_pcNameý
#m_pstParentÿ#m_pstInitÿ#m_fnProc‰
#Ä"ù
)ÀHIDO_FSMQueueDataStructm_u32Event%#m_pArgÌ#)¶HIDO_FSMQueueStructm_u32Cnt%#m_u32Rear%#m_u32Front%#m_u32Size%#m_pstBuff¶#"9
)†HIDO_FSMStruct0m_u16ID%#m_u16DbgFlag%#m_pstCurrentStateÿ#m_pPrivateDataÌ#m_pcNameý
#m_ppcEventNameŠ#m_pstNext #m_stEventQueue
#m_fnDebugFuncs
#,ý
"†)ËHIDO_StateListStructm_pstStateÿ#m_pstNextË#"ì*ûm_pArg&#m_pstAfterStateÿ#Ô"ûN _%% %_%%$%t"
"ƒ%"NÅ_%% %%%̌
..\Middlewares\HIDOLibrary\Include\HIDO_ATLite.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\DuJian\Documents\L071\MDK-ARMHü°
HIDO_AT_EVENT_OKHIDO_AT_EVENT_ERRORHIDO_AT_EVENT_TIMEOUTHIDO_AT_EVENT_SEND_ERRORHIDO_AT_EVENT_LASTPHIDO_ATEventEnumµ
PHIDO_ATLiteDeviceStruct
"PHIDO_ATLiteDeviceInitStruct÷
,)ÇHIDO_ATLiteCmdSetm_pcCmdÍ
#m_u32CmdEventr#ß"Ç
PHIDO_ATLiteCmdSetStructŠ

 N»%
%"H
"ß"ð
PHIDO_ATLiteGetcFunc
"N·»%
"*PHIDO_ATLiteReadLineFunc7
#Nó»%
%¼%r"ZPHIDO_ATLiteOutputFuncs
$Ü
AT_RAED_FLAG_NONEAT_RAED_FLAG_GET_CR
AT_RAED_FLAG_GET_LFPHIDO_ATReadFlagEnum”
.)üHIDO_ATLiteDeviceInitStruct,m_pstFSM˜*#m_pstAtSets#m_u32AtSetsCountr#m_fnGetc#m_fnReadLine;#m_fnOutputw#m_pcSendBuf#m_u32SendBufSizer#m_pcLineBuf# m_u32LineBufSizer#$m_pUserDataj#(Ñ
"ü)‹HIDO_ATLiteDevice€
m_pstNext
#m_pstAtSets#m_u32AtSetsCountr#m_fnGetc#m_fnReadLine;#m_fnOutputw#m_pcSendBuf#m_u32SendBufSizer#m_u32SendLenr# m_pcLineBuf#$m_u32LineBufSizer#(m_u32LineLenr#,m_eLineReadFlagÜ#0m_pUserDataj#4m_u32TimerIDr#8m_pstFSM˜*#<ô
M
?m_au8MatchFlagi#@H

..\Middlewares\HIDOLibrary\Include\HIDO_Shell.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\DuJian\Documents\L071\MDK-ARMŒðNÇ
»%»%Í"ß"Ç"´PHIDO_ShellCmdFuncÑ
    )¢ShellCmdStructm_pcName(
#m_fnProcÕ#ß""
PHIDO_ShellCmdStructî

..\Middlewares\HIDOLibrary\Include\HIDO_Input.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\DuJian\Documents\L071\MDK-ARMxh’
INPUT_LOGIN_STATE_USERNAMEINPUT_LOGIN_STATE_PASSWORD
INPUT_LOGIN_STATE_SUCCESSPHIDO_InputLoginStateEnum´
)óInputStruct m_pstNextó#m_u8DirectionStateM#m_u8InputStateM#m_eLoginState
#m_u32LastInputTickr#Äß
m_acInputUserName¹
#èß
?m_acInputPassWordÝ
#m_u32CmdLenr#\m_i32CmdIndex»#`m_u32CmdTabLenr#dm_i32CmdTabIndex»#hm_u32CmdTabChanger#lm_u32HistoryReadIndexr#pm_i32HistoryWriteIndex»#tm_u32HistoryCntr#xÝß
cm_acCmdBufÒ#|úß
cm_acCmdTabBufï#à
ݧ
c¤
    m_acHistoryList#ÄÇß
cm_acHistoryExchange<#¬
Nñ»%ýV"cm_fnPrintfq#N•»%ý"ˆm_fnPuts•#”N¹»%M"ªm_fnPutc¹#˜NÝ»%¼"Îm_fnGetcÝ#œ"2
ß"÷PHIDO_InputStruct2

:

..\Middlewares\HIDOLibrary\Include\HIDO_VLQueue.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\DuJian\Documents\L071\MDK-ARMÄü *™0m_stLenMemInfo,#m_stDataMemInfo,#m_stLenQueueÑ+#m_stDataQueueÑ+# PHIDO_VLQStruct¶
 *öm_pDataAddr#m_u32DataLen"#m_u32TotalLen"#PHIDO_VLQMemberStruct/

L

..\Middlewares\HIDOLibrary\Include\HIDO_ArraryQueue.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\DuJian\Documents\L071\MDK-ARMŒ%*­m_u32Rear"#m_u32Front"#m_pArraryBuf#m_u32ArraryLen"#m_u32MemberSize"#PHIDO_ArraryQueueStructº
 P

..\Middlewares\HIDOLibrary\Include\HIDO_Util.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\DuJian\Documents\L071\MDK-ARMÔœ)*¶m_u16Year_#m_u8MonthM#m_u8DateM#m_u8HourM#m_u8MinM#m_u8SecM#m_u8WeekM#PHIDO_CalendarStruct³
Œ

..\Middlewares\HIDOLibrary\Include\HIDO_Timer.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\DuJian\Documents\L071\MDK-ARM;uvoid"´PHIDO_TimerFuncö
PHIDO_TimerStructú
Oö
%j"ì)‹HIDO_TimerStructm_u32Stater#m_u8TypeM#m_u32Tickr#m_u32TickBackr#m_pPrivateDataº#m_fnTimerProc¾#

..\decadriver\deca_param_types.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMPB*é
lo32Y
#Ú
I


targetÏ#Pagc_cfg_struct½
#|
..\decadriver\deca_device_api.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM€pCintPdwt_callback_data_tb

‹
PeCHANÓ

–
Pdwt_config_t\
­
Pdwt_txconfig_t
»

Pdwt_rxdiag_t'
Ë
Pdwt_deviceentcnts_tÔ
Þ
PdecaIrqStatus_t¼
î *ÓstatusY
#event:
#aatset:
#datalengthI
#´:


fctrl©
#dblbuff:
#
Ü
CHAN_CTRL_TXCHAN_1
CHAN_CTRL_TXCHAN_2CHAN_CTRL_TXCHAN_3CHAN_CTRL_TXCHAN_4CHAN_CTRL_TXCHAN_5CHAN_CTRL_TXCHAN_7*„chan:
#prf:
#
txPreambLength:
#rxPAC:
#txCode:
#rxCode:
#nsSFD:
#dataRate:
#phrMode:
#sfdTOI
#    *§PGdly:
#powerY
#*ÔmaxNoiseI
#firstPathAmp1I
#stdNoiseI
#firstPathAmp2I
#firstPathAmp3I
#maxGrowthCIRI
#
rxPreamCountI
#firstPathI
#*ûPHEI
#RSLI
#CRCGI
#CRCBI
#ARFEI
#OVERI
#
SFDTOI
#PTOI
#RTOI
#TXFI
#HPWI
#TXWI
#
../Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_spi.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMw
ü¶
*¬,ModeY
#DirectionY
#DataSizeY
#CLKPolarityY
#CLKPhaseY
#NSSY
#BaudRatePrescalerY
#FirstBitY
#TIModeY
# CRCCalculationY
#$CRCPolynomialY
#(PSPI_InitTypeDefÔ
Tˆ
HAL_SPI_STATE_RESETHAL_SPI_STATE_READY
HAL_SPI_STATE_BUSYHAL_SPI_STATE_BUSY_TXHAL_SPI_STATE_BUSY_RXHAL_SPI_STATE_BUSY_TX_RXHAL_SPI_STATE_ERRORHAL_SPI_STATE_ABORTPHAL_SPI_StateTypeDefÃ

c)Å__SPI_HandleTypeDefXInstanceÅ#Init¬
#pTxBuffPtrË#0TxXferSizeI
#4TxXferCountÑ#6pRxBuffPtrË#8RxXferSizeI
#<RxXferCountÑ#>OÒ%×"JRxISRR#@Oë%×"cTxISRk#DhdmatxÛ#HhdmarxÛ#LLock×#PStateá#QErrorCodeå#T"Ž":
tI
"¤"ötˆtY
PSPI_HandleTypeDef¤
•

..\radio\sx126x.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM<'h~
_BoolPRadioStatus_t´
›
PIrqErrorCode_tÞ
¥
PRadioOperatingModes_t”
»
PRadioStandbyModes_t
Ç
PRadioRegulatorMode_t%
Ó
PRadioPacketTypes_tA
Ý
PRadioRampTimes_t‚
ì
PRadioLoRaCadSymbols_t-
ø
PRadioCadExitModes_t 
‚PRadioModShapings_tÕ
ŽPRadioRxBandwidth_tH
ªPRadioLoRaSpreadingFactors_t‹    
¹PRadioLoRaBandwidths_tó    
ÊPRadioLoRaCodingRates_tŽ

ÕPRadioPreambleDetection_tÏ

áPRadioAddressComp_t
ëPRadioPacketLengthModes_tæ
ôPRadioCrcTypes_t(
‚PRadioDcFree_tÍ
‹PRadioLoRaPacketLengthsMode_t
 
–PRadioLoRaCrcModes_tq 
ŸPRadioLoRaIQModes_t• 
¨PRadioTcxoCtrlVoltage_tÀ 
·PRadioIrqMasks_tU
ÌPRadioCommands_tH
üPModulationParams_tç
•PPacketParams_t4
¹PPacketStatus_t
ÒPRxCounter_t8
ÝPCalibrationParams_tJ
ðPSleepParams_t¾
ÿPRadioError_t¬
”PSX126x_tÈ
¤PDioIrqHandler
©PSX126xCallbacks_t
É*´    
!Reserved:
#

!CmdStatus:
#
!ChipMode:
#

!CpuBusy:
#

RÞ    RadioStatus_u
Value:
Fields[­

IRQ_HEADER_ERROR_CODE
IRQ_SYNCWORD_ERROR_CODEIRQ_CRC_ERROR_CODE”IrqPblSyncHeaderCode_t
IRQ_PBL_DETECT_CODE
IRQ_SYNCWORD_VALID_CODEIRQ_HEADER_VALID_CODE†
MODE_SLEEPMODE_STDBY_RC
MODE_STDBY_XOSCMODE_FSMODE_TXMODE_RXMODE_RX_DCMODE_CAD¥
STDBY_RCSTDBY_XOSC
Á
USE_LDOUSE_DCDC
‚ 
PACKET_TYPE_GFSKPACKET_TYPE_LORA
PACKET_TYPE_NONE­
RADIO_RAMP_10_USRADIO_RAMP_20_US
RADIO_RAMP_40_USRADIO_RAMP_80_USRADIO_RAMP_200_USRADIO_RAMP_800_USRADIO_RAMP_1700_USRADIO_RAMP_3400_US 
LORA_CAD_01_SYMBOLLORA_CAD_02_SYMBOL
LORA_CAD_04_SYMBOLLORA_CAD_08_SYMBOLLORA_CAD_16_SYMBOLÕ
LORA_CAD_ONLYLORA_CAD_RX
LORA_CAD_LBTÈ
MOD_SHAPING_OFFMOD_SHAPING_G_BT_03MOD_SHAPING_G_BT_05    MOD_SHAPING_G_BT_07
MOD_SHAPING_G_BT_1‹
RX_BW_4800RX_BW_5800RX_BW_7300RX_BW_9700RX_BW_11700RX_BW_14600RX_BW_19500RX_BW_23400RX_BW_29300 RX_BW_39000RX_BW_46900RX_BW_58600RX_BW_78200RX_BW_93800RX_BW_117300RX_BW_156200RX_BW_187200RX_BW_234300
RX_BW_312000RX_BW_373600RX_BW_467000    ó
LORA_SF5LORA_SF6LORA_SF7LORA_SF8LORA_SF9    LORA_SF10
LORA_SF11LORA_SF12Ž
LORA_BW_500LORA_BW_250LORA_BW_125LORA_BW_062LORA_BW_041
LORA_BW_031LORA_BW_020    LORA_BW_015
LORA_BW_010LORA_BW_007Ï
LORA_CR_4_5
LORA_CR_4_6LORA_CR_4_7LORA_CR_4_8ÿ
RADIO_PREAMBLE_DETECTOR_OFFRADIO_PREAMBLE_DETECTOR_08_BITSRADIO_PREAMBLE_DETECTOR_16_BITSRADIO_PREAMBLE_DETECTOR_24_BITSRADIO_PREAMBLE_DETECTOR_32_BITSæ
RADIO_ADDRESSCOMP_FILT_OFFRADIO_ADDRESSCOMP_FILT_NODE
RADIO_ADDRESSCOMP_FILT_NODE_BROAD¨
RADIO_PACKET_FIXED_LENGTHRADIO_PACKET_VARIABLE_LENGTH
Í
RADIO_CRC_OFF
RADIO_CRC_1_BYTESRADIO_CRC_2_BYTESRADIO_CRC_1_BYTES_INVRADIO_CRC_2_BYTES_INVRADIO_CRC_2_BYTES_IBMñRADIO_CRC_2_BYTES_CCITò
RADIO_DC_FREE_OFFRADIO_DC_FREEWHITENING
ñ
LORA_PACKET_VARIABLE_LENGTHLORA_PACKET_FIXED_LENGTH
LORA_PACKET_EXPLICITLORA_PACKET_IMPLICIT
•
LORA_CRC_ON
LORA_CRC_OFFÀ
LORA_IQ_NORMALLORA_IQ_INVERTED
Õ
TCXO_CTRL_1_6VTCXO_CTRL_1_7V
TCXO_CTRL_1_8VTCXO_CTRL_2_2VTCXO_CTRL_2_4VTCXO_CTRL_2_7VTCXO_CTRL_3_0VTCXO_CTRL_3_3VÈIRQ_RADIO_NONEIRQ_TX_DONE
IRQ_RX_DONEIRQ_PREAMBLE_DETECTEDIRQ_SYNCWORD_VALIDIRQ_HEADER_VALIDIRQ_HEADER_ERROR IRQ_CRC_ERROR@IRQ_CAD_DONE€IRQ_CAD_ACTIVITY_DETECTED
IRQ_RX_TX_TIMEOUTIRQ_RADIO_ALLÿÿž&RadioCommands_e
RADIO_GET_STATUSÀRADIO_WRITE_REGISTER RADIO_READ_REGISTERRADIO_WRITE_BUFFERRADIO_READ_BUFFERRADIO_SET_SLEEP„RADIO_SET_STANDBY€RADIO_SET_FSÁRADIO_SET_TXƒRADIO_SET_RX‚RADIO_SET_RXDUTYCYCLE”RADIO_SET_CADÅRADIO_SET_TXCONTINUOUSWAVEÑRADIO_SET_TXCONTINUOUSPREAMBLEÒRADIO_SET_PACKETTYPEŠRADIO_GET_PACKETTYPERADIO_SET_RFFREQUENCY†RADIO_SET_TXPARAMSŽRADIO_SET_PACONFIG•RADIO_SET_CADPARAMSˆRADIO_SET_BUFFERBASEADDRESSRADIO_SET_MODULATIONPARAMS‹RADIO_SET_PACKETPARAMSŒRADIO_GET_RXBUFFERSTATUSRADIO_GET_PACKETSTATUSRADIO_GET_RSSIINSTRADIO_GET_STATSRADIO_RESET_STATSRADIO_CFG_DIOIRQRADIO_GET_IRQSTATUSRADIO_CLR_IRQSTATUSRADIO_CALIBRATE‰RADIO_CALIBRATEIMAGE˜RADIO_SET_REGULATORMODE–RADIO_GET_ERRORRADIO_CLR_ERRORRADIO_SET_TCXOMODE—RADIO_SET_TXFALLBACKMODE“RADIO_SET_RFSWITCHMODERADIO_SET_STOPRXTIMERONPREAMBLEŸRADIO_SET_LORASYMBTIMEOUT *î&BitRateY
#FdevY
#ModulationShaping©
#Bandwidth:
#    *Ê'SpreadingFactorß
#Bandwidth#
CodingRate!#LowDatarateOptimize:
#*ç'Gfsk#LoRan#*Œ(PacketType;
#ParamsÊ#*²)
PreambleLengthI
#PreambleMinDetect@#SyncWordLength:
#AddrCompa#HeaderType|#PayloadLength:
#CrcLength#DcFreeµ#*—*PreambleLengthI
#HeaderTypeË#PayloadLength:
#CrcModeð#InvertIQ#*´*Gfsk#LoRa²#
*Ù*PacketType;
#Params#*¦+RxStatus:
#RssiAvgÿ#
RssiSyncÿ#FreqErrorY
#*ö+RssiPktÿ#SnrPktÿ#
SignalRssiPktÿ#FreqErrorY
#*“,GfskY#LoRa¦#*¸,packetType;
#Paramsö#*‹-packetType;
#PacketReceivedI
#CrcOkI
#LengthErrorI
#*Ê.
!RC64KEnable:
#

!RC13MEnable:
#

!PLLEnable:
#

!ADCPulseEnable:
#

!ADCBulkNEnable:
#

!ADCBulkPEnable:
#

!ImgEnable:
#


!:
#

Sæ.
Fields‹Value:
*¾/
!WakeUpRTC:
#

!Reset:
#

!WarmStart:
#

!Reserved:
#
SÚ/
FieldsfValue:
*¬1!Rc64kCalib:
#

!Rc13mCalib:
#

!PllCalib:
#

!AdcCalib:
#

!ImgCalib:
#

!XoscStart:
#

!PllLock:
#


!BuckStart:
#

!PaRamp:
#


!:
#

SÈ1FieldsÚValueI
)–2SX126x_s<PacketParams‘#PacketStatus¨#ModulationParamsv#(Oš2*‘4$O¢2"txDone"#O¸2"4rxDone8#OÎ2"JrxPreambleDetectN#Oî2"jrxSyncWordDonen#O3%®"ˆrxHeaderDone#O¬3"¨txTimeout¬#OÅ3"ÁrxTimeoutÅ#Oâ3%Í"ÚrxErrorâ#Oý3%®"õcadDoneý# D
..\radio\radio.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMà@m
_BoolPRadioModems_t
&PRadioState_t0
1PRadioEvents_tl
`)Œ
Radio_slOˆ%"
Init
#NŸË"
GetStatus
#O¼%¶"4
SetModem<
#OÚ%Y
"P
SetChannelZ
#N­%¶%Y
% 
%Y
"p
IsChannelFree
#N¯Y
"¦
Random¯
#O%¶%Y
%Y
%:
%Y
%I
%I
%­%:
%­%­%:
%­%­"Á
SetRxConfig #Oì%¶%ÿ%Y
%Y
%Y
%:
%I
%­%­%­%:
%­%Y
"$SetTxConfigl#N­%Y
"ƒCheckRfFrequency# N¿Y
%¶%:
"¬TimeOnAir¿#$Oâ%>%:
"ÔSendâ#(Oö"òSleepö#,O‹"Standby#0O¨%Y
"Rx(#4Oº"6StartCad:#8Oä%Y
%ÿ%I
"NSetTxContinuousWaved#<N 
%¶"ƒRssi#@O°%I
%:
" Write°#DNÐ:
%I
"ÁReadÐ#HOô%I
%>%:
"àWriteBufferô#LOŸ%I
%>%:
"ReadBuffer#POÃ%¶%:
"5SetMaxPayloadLengthC#TOê%­"bSetPublicNetworkj#XN    Y
"†GetWakeupTime#\O¬    "¨IrqProcess¬#`OÌ    %Y
"ÂRxBoostedÌ#dOñ    %Y
%Y
"áSetRxDutyCycleñ#h"ß°

MODEM_FSKMODEM_LORA
ì

RF_IDLERF_RX_RUNNING
RF_TX_RUNNINGRF_CAD*¾Oô
"pTxDonet#OŠ"†TxTimeoutŠ#O¹%>%I
% 
%ÿ"ŸRxDone¹#OÏ"ËRxTimeoutÏ#Oè"äRxErrorè#O…%:
"ûFhssChangeChannel#Oª%­""CadDone*#":
Œ

../Core/Inc/main.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMHÄ|ª
Pu32Y

*Pu16I

+Pu8:

,qhadcÿ3

qhlptim1•/

qlastpoll_countI


qinterval_countI


qslot_startcountI


qtag_frequencyI


qtyncpoll_timeI


qwaitusart_timerI


qgroup_id:


ä
../APL/dw_mbx_tag.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM”!}Ð

WG_LostWG_Connected
Pwg_state_enum°
}°    
..\APL\lis3dh_driver.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMx*8„PLIS3DH_IntPinConf_t:

TPLIS3DH_Axis_t:

UPLIS3DH_Int1Conf_t:

V¥
MEMS_SUCCESS
MEMS_ERRORPstatus_t

`Ù
MEMS_ENABLE
MEMS_DISABLEPState_t5

e*AXIS_X 
#AXIS_Y 
#AXIS_Z 
#PAxesRaw_th

kô
LIS3DH_ODR_1Hz
LIS3DH_ODR_10HzLIS3DH_ODR_25HzLIS3DH_ODR_50HzLIS3DH_ODR_100HzLIS3DH_ODR_200HzLIS3DH_ODR_400HzLIS3DH_ODR_1620Hz_LPLIS3DH_ODR_1344Hz_NP_5367HZ_LP    PLIS3DH_ODR_t®

yÇ
LIS3DH_POWER_DOWNLIS3DH_LOW_POWER
LIS3DH_NORMALPLIS3DH_Mode_tˆ
Î
LIS3DH_HPM_NORMAL_MODE_RESLIS3DH_HPM_REF_SIGNAL
LIS3DH_HPM_NORMAL_MODELIS3DH_HPM_AUTORESET_INTPLIS3DH_HPFMode_tÜ
†
´
LIS3DH_HPFCF_0LIS3DH_HPFCF_1
LIS3DH_HPFCF_2LIS3DH_HPFCF_3PLIS3DH_HPFCutOffFreq_tg

*…AUX_1I
#AUX_2I
#AUX_3I
#PLIS3DH_Aux123Raw_tÓ
“
þ
LIS3DH_FULLSCALE_2LIS3DH_FULLSCALE_4
LIS3DH_FULLSCALE_8LIS3DH_FULLSCALE_16PLIS3DH_Fullscale_t 
š
    
LIS3DH_BLE_LSBLIS3DH_BLE_MSB
PLIS3DH_Endianess_t™
Ÿ
ª

LIS3DH_SELF_TEST_DISABLELIS3DH_SELF_TEST_0
LIS3DH_SELF_TEST_1PLIS3DH_SelfTest_tÝ
¥
Æ
LIS3DH_FIFO_BYPASS_MODELIS3DH_FIFO_MODE
LIS3DH_FIFO_STREAM_MODELIS3DH_FIFO_TRIGGER_MODELIS3DH_FIFO_DISABLEPLIS3DH_FifoMode_tD
­

LIS3DH_TRIG_INT1LIS3DH_TRIG_INT2
PLIS3DH_TrigInt_tà
²
Õ
LIS3DH_SPI_4_WIRELIS3DH_SPI_3_WIRE
PLIS3DH_SPIMode_t&
·
è 
LIS3DH_X_ENABLE
LIS3DH_X_DISABLELIS3DH_Y_ENABLELIS3DH_Y_DISABLELIS3DH_Z_ENABLELIS3DH_Z_DISABLEPLIS3DH_AXISenable_tn
À
Ø
LIS3DH_INT1_6D_4D_DISABLELIS3DH_INT1_6D_ENABLE
LIS3DH_INT1_4D_ENABLEPLIS3DH_INT_6D_4D_t
Æ
×
LIS3DH_UP_SXDLIS3DH_UP_DXBLIS3DH_DW_SXALIS3DH_DW_DXHLIS3DH_TOP`LIS3DH_BOTTOMPPLIS3DH_POSITION_6D_ts
Ï
ä
LIS3DH_INT_MODE_ORLIS3DH_INT_MODE_6D_MOVEMENT
LIS3DH_INT_MODE_ANDLIS3DH_INT_MODE_6D_POSITIONPLIS3DH_Int1Mode_tô
Ö
’
LIS3DH_DCLICK_Z_P$LIS3DH_DCLICK_Z_N,LIS3DH_SCLICK_Z_PLIS3DH_SCLICK_Z_NLIS3DH_DCLICK_Y_P"LIS3DH_DCLICK_Y_N*LIS3DH_SCLICK_Y_PLIS3DH_SCLICK_Y_NLIS3DH_DCLICK_X_P!LIS3DH_DCLICK_X_N)LIS3DH_SCLICK_X_PLIS3DH_SCLICK_X_NLIS3DH_NO_CLICKPLIS3DH_Click_Response~
ê
T

../HIDOLibrary/Include/HIDO_Shell.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMà?àŽNÓ
c"%c"%Ù"‡""Ó"ÀPHIDO_ShellCmdFuncÝ
    )®ShellCmdStructm_pcName4
#m_fnProcá#‡"".
PHIDO_ShellCmdStructú
˜
../Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_uart.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM¤Òdµ
*ñ BaudRateY
#WordLengthY
#StopBitsY
#ParityY
#ModeY
#HwFlowCtlY
#OverSamplingY
#OneBitSamplingY
#PUART_InitTypeDefÕ
_*ù(AdvFeatureInitY
#TxPinLevelInvertY
#RxPinLevelInvertY
#DataInvertY
#SwapY
#OverrunDisableY
#DMADisableonRxErrorY
#AutoBaudRateEnableY
#AutoBaudRateModeY
# MSBFirstY
#$PUART_AdvFeatureInitTypeDef‰

‡
PHAL_UART_StateTypeDefY

±
Þ
UART_CLOCKSOURCE_PCLK1UART_CLOCKSOURCE_PCLK2
UART_CLOCKSOURCE_HSIUART_CLOCKSOURCE_SYSCLKUART_CLOCKSOURCE_LSEUART_CLOCKSOURCE_UNDEFINEDPUART_ClockSourceTypeDef¼
¾
PHAL_UART_RxTypeTypeDefY

É
PHAL_UART_RxEventTypeTypeDefY

Ô
)Ä
__UART_HandleTypeDefˆ
InstanceD#Initq
#AdvancedInity#$pTxBuffPtrP#LTxXferSizeI
#PTxXferCountT#RpRxBuffPtrZ#TRxXferSizeI
#XRxXferCountT#ZMaskI
#\ReceptionType`#`RxEventTyped#dO¿    %h"·RxISR¿#hOØ    %h"ÐTxISRØ#lhdmatxl#phdmarxl#tLock×#xgStater#|RxStater#€
ErrorCodev#„
">:
"JtI
":
t~tŸ"Å"ötœtY
PUART_HandleTypeDefÅ
–ð
../FML/GPS.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM¤Î²
Ö

GPS_STATE_INVALIDGPS_STATE_VALID
PE_GPSState©
™
GPS_LAT_SIGN_NORTHGPS_LAT_SIGN_SOUTH
PE_GPSLatSignè
!Ü
GPS_LON_SIGN_EASTGPS_LON_SIGN_WEST
PE_GPSLonSign-

'£
GPS_PIN_RESTGPS_PIN_EN
GPS_PIN_LASTPE_GPSPinp

/*÷(m_u16Speed"#m_u16Dir"#m_dLatª"#m_dLonª"#m_eStateÖ#m_u16Year"#m_u8Monõ!#m_u8Dayõ!#m_u8Hourõ!#m_u8Minõ!#m_u8Secõ!# PST_GPS³

>ª
GPS_TYPE_GGAGPS_TYPE_MAX
PE_GPSType…
EOÍ%ª%Í%""‡""»PFN_GPSEventCallbackÓ
GÜ
../Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_tim.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMè
l¶
*ÃPrescalerY
#CounterModeY
#PeriodY
#ClockDivisionY
#AutoReloadPreloadY
#PTIM_Base_InitTypeDefÔ
?*«OCModeY
#PulseY
#OCPolarityY
#OCFastModeY
#PTIM_OC_InitTypeDef_

R*¸OCModeY
#PulseY
#OCPolarityY
#ICPolarityY
#ICSelectionY
#ICFilterY
#PTIM_OnePulse_InitTypeDefÅ

j*­ICPolarityY
#ICSelectionY
#ICPrescalerY
#ICFilterY
#PTIM_IC_InitTypeDefX
|*‰$EncoderModeY
#IC1PolarityY
#IC1SelectionY
#IC1PrescalerY
#IC1FilterY
#IC2PolarityY
#IC2SelectionY
#IC2PrescalerY
#IC2FilterY
# PTIM_Encoder_InitTypeDefÇ

*‡ClockSourceY
#ClockPolarityY
#ClockPrescalerY
#ClockFilterY
#PTIM_ClockConfigTypeDef©
¬
*±    ClearInputStateY
#ClearInputSourceY
#ClearInputPolarityY
#ClearInputPrescalerY
#ClearInputFilterY
#PTIM_ClearInputConfigTypeDef&
¾
*
MasterOutputTriggerY
#MasterSlaveModeY
#PTIM_MasterConfigTypeDefÕ
Î
*¨SlaveModeY
#InputTriggerY
#TriggerPolarityY
#TriggerPrescalerY
#TriggerFilterY
#PTIM_SlaveConfigTypeDef0
à
À
HAL_TIM_STATE_RESETHAL_TIM_STATE_READY
HAL_TIM_STATE_BUSYHAL_TIM_STATE_TIMEOUTHAL_TIM_STATE_ERRORPHAL_TIM_StateTypeDefÇ
ì
¾ 
HAL_TIM_CHANNEL_STATE_RESETHAL_TIM_CHANNEL_STATE_READY
HAL_TIM_CHANNEL_STATE_BUSYPHAL_TIM_ChannelStateTypeDef]
ö
½
HAL_DMA_BURST_STATE_RESETHAL_DMA_BURST_STATE_READY
HAL_DMA_BURST_STATE_BUSYPHAL_TIM_DMABurstStateTypeDefâ
€ù
HAL_TIM_ACTIVE_CHANNEL_1
HAL_TIM_ACTIVE_CHANNEL_2HAL_TIM_ACTIVE_CHANNEL_3HAL_TIM_ACTIVE_CHANNEL_4HAL_TIM_ACTIVE_CHANNEL_CLEAREDPHAL_TIM_ActiveChannelb
Œ*©@Instance©#InitC
#Channelù#ϯ
hdmaF#Lock×#8Stateµ#9ÿ¹
ChannelStatev#:DMABurstState½#>"ª"öt@t¾t=PTIM_HandleTypeDef
¹ø
../HIDOLibrary/Include/HIDO_TYpeDef.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMÔf@Ãuvoid
unsigned charunsigned shortunsigned intunsigned long long
signed charshortintlong long
charfloatdoublePHIDO_VOIDÂ
$+PHIDO_UINT8È
%+PHIDO_UINT16Ù
&+PHIDO_UINT32ë
'+PHIDO_UINT64û
(+PHIDO_INT8

)+PHIDO_INT16 

*+PHIDO_INT32)

++PHIDO_INT640

,+PHIDO_CHAR=

-+PHIDO_FLOATE

.+PHIDO_DOUBLEN

/+Ñ
HIDO_FALSEHIDO_TRUE
PHIDO_BOOL1
2+*†m_pData†#m_u32LenŽ
#"X
PHIDO_DataStructb
;*Øm_u32SizeŽ
#m_u32LenŽ
#m_pu8DataØ#"i
PHIDO_ByteArraryStruct¡
Bð
..\HAL\SPI_hal.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM¨hœÏâ

SPI_ID_FLASHSPI_ID_BMI160
SPI_ID_LASTPE_SPI_ID­
œ

../HIDOLibrary/Include/HIDO_VLQueue.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMðÐH´
*¥0m_stLenMemInfo}5#m_stDataMemInfo}5#m_stLenQueue95#m_stDataQueue95# PHIDO_VLQStructÂ
 *‚m_pDataAddr##m_u32DataLen"#m_u32TotalLen"#PHIDO_VLQMemberStruct;

˜
..\HAL\Uart.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMìh<ÒO´
%õ!"ªPFN_RxISR´
Š
UART_TX_MODE_DMAUART_TX_MODE_INT
UART_TX_MODE_POLLPE_UartTxModeÈ
ã
UART_RX_MODE_DMAUART_RX_MODE_INT
UART_RX_MODE_INT_ISRPE_UartRxMode

$È
UART_ID_DBGUART_ID_LORA
UART_ID_GPSUART_ID_4GUART_ID_LASTPE_UartIDw

.*‡m_eTxMode

#m_eRxModec
#
m_pu8RxBufd##m_u32RxBufSize"#m_pu8TxBufd##m_u32TxBufSize"#m_u32TxQueueMemberCnt"#m_fnRxISR¸#PST_UartInitØ

<X

../HIDOLibrary/Include/HIDO_ArraryQueue.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM¸ÐŒ³
*¹m_u32Rear"#m_u32Front"#m_pArraryBuf##m_u32ArraryLen"#m_u32MemberSize"#PHIDO_ArraryQueueStructÆ
 ,
../Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_rtc.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMp
p·
Í
HAL_RTC_STATE_RESETHAL_RTC_STATE_READY
HAL_RTC_STATE_BUSYHAL_RTC_STATE_TIMEOUTHAL_RTC_STATE_ERRORPHAL_RTCStateTypeDefÔ
7*ýHourFormatY
#AsynchPredivY
#SynchPredivY
#OutPutY
#OutPutRemapY
#OutPutPolarityY
#OutPutTypeY
#PRTC_InitTypeDefh

R*ºHours:
#Minutes:
#
Seconds:
#TimeFormat:
#SubSecondsY
#SecondFractionY
#DayLightSavingY
#StoreOperationY
#PRTC_TimeTypeDef
u*’WeekDay:
#Month:
#
Date:
#Year:
#PRTC_DateTypeDefÑ
ˆ
*µ(AlarmTimeº#AlarmMaskY
#AlarmSubSecondMaskY
#AlarmDateWeekDaySelY
#AlarmDateWeekDay:
# AlarmY
#$PRTC_AlarmTypeDef*
 
*Š$Instance
#Initý
#Lock×# State#!"tM
PRTC_HandleTypeDefÎ
Ì


..\FML\DBG.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMlÝó

DBG_MODE_SHELLDBG_MODE_GPS
DBG_MODE_CFGDBG_MODE_CHARGEPE_DBGMode©
 $
..\FML\SPIFlash.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM t¬äÚ

SPI_FLASH_ID_0SPI_FLASH_ID_LAST
PE_SPIFlashID®
Þ
SPI_FLASH_PIN_CSSPI_FLASH_PIN_MISO
SPI_FLASH_PIN_MOSISPI_FLASH_PIN_SCKSPI_FLASH_PIN_LASTPE_SPIFlashPinî
&„
SPI_FLASH_SECTOR_ERASE_MODE_4KSPI_FLASH_SECTOR_ERASE_MODE_32K
SPI_FLASH_SECTOR_ERASE_MODE_64KSPI_FLASH_SECTOR_ERASE_MODE_LASTPE_SPIFlashSectorEraseModes

/ì
../HAL/GPIO.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM°yÄ-
*×
m_pstGPIOx×#m_u16GPIOPin%#"á
PST_GPIOª
ð
../HAL/SPI_hal.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMlÍP±
â

SPI_ID_FLASHSPI_ID_BMI160
SPI_ID_LASTPE_SPI_ID­
ð
..\FML\GPS.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMôtˆíÖ

GPS_STATE_INVALIDGPS_STATE_VALID
PE_GPSState©
™
GPS_LAT_SIGN_NORTHGPS_LAT_SIGN_SOUTH
PE_GPSLatSignè
!Ü
GPS_LON_SIGN_EASTGPS_LON_SIGN_WEST
PE_GPSLonSign-

'£
GPS_PIN_RESTGPS_PIN_EN
GPS_PIN_LASTPE_GPSPinp

/*÷(m_u16Speed"#m_u16Dir"#m_dLatª"#m_dLonª"#m_eStateÖ#m_u16Year"#m_u8Monõ!#m_u8Dayõ!#m_u8Hourõ!#m_u8Minõ!#m_u8Secõ!# PST_GPS³

>ª
GPS_TYPE_GGAGPS_TYPE_MAX
PE_GPSType…
EOÍ%ª%Í%""‡""»PFN_GPSEventCallbackÓ
Gì
../HAL/GPIO.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM¼Ît²
*×
m_pstGPIOx×#m_u16GPIOPin"#"á
PST_GPIOª
¨
..\FML\Internet\Socket.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMìuúô

SOCKET_TYPE_NONESOCKET_TYPE_TCP
SOCKET_TYPE_UDPPE_SocketTypeµ
Ý
SOCKET_STATE_IDLESOCKET_STATE_CLOSED
SOCKET_STATE_CREATEDSOCKET_STATE_CONNECTSOCKET_STATE_CLOSE_BEFORE_CONNECTSOCKET_STATE_CLOSESOCKET_STATE_CONNECTEDSOCKET_STATE_CONNECT_FAILEDPE_SocketState

á
SOCKET_EVENT_CONNECT_FAILEDSOCKET_EVENT_CONNECTED
SOCKET_EVENT_CLOSEDSOCKET_EVENT_RECV_DATAPE_SocketEventò

"OŠ%c"%a%#"vPFN_SocketEventProcŠ
$œ

../HIDOLibrary/Include/HIDO_VLQueue.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM ‚P/
*¥0m_stLenMemInfo7#m_stDataMemInfo7#m_stLenQueueÁ6#m_stDataQueueÁ6# PHIDO_VLQStructÂ
 *‚m_pDataAddr&#m_u32DataLen%#m_u32TotalLen%#PHIDO_VLQMemberStruct;

˜
../HIDOLibrary/Include/HIDO_ATLite.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMP{X.
¼
HIDO_AT_EVENT_OKHIDO_AT_EVENT_ERRORHIDO_AT_EVENT_TIMEOUTHIDO_AT_EVENT_SEND_ERRORHIDO_AT_EVENT_LASTPHIDO_ATEventEnumÁ
PHIDO_ATLiteDeviceStruct
"PHIDO_ATLiteDeviceInitStruct
,)ÓHIDO_ATLiteCmdSetm_pcCmdÙ
#m_u32CmdEvent%#ƒ%"Ó
PHIDO_ATLiteCmdSetStruct–

 N_%% %"T
"ƒ%"ü
PHIDO_ATLiteGetcFunc
"NÃ_%% "6PHIDO_ATLiteReadLineFuncC
#Nÿ_%% %`&%%"fPHIDO_ATLiteOutputFunc
$è
AT_RAED_FLAG_NONEAT_RAED_FLAG_GET_CR
AT_RAED_FLAG_GET_LFPHIDO_ATReadFlagEnum 
.)ˆHIDO_ATLiteDeviceInitStruct,m_pstFSML;#m_pstAtSets#m_u32AtSetsCount%#m_fnGetc#m_fnReadLineG#m_fnOutputƒ#m_pcSendBuf#m_u32SendBufSize%#m_pcLineBuf# m_u32LineBufSize%#$m_pUserData&#(Ý
")—HIDO_ATLiteDevice€
m_pstNext #m_pstAtSets#m_u32AtSetsCount%#m_fnGetc#m_fnReadLineG#m_fnOutputƒ#m_pcSendBuf#m_u32SendBufSize%#m_u32SendLen%# m_pcLineBuf#$m_u32LineBufSize%#(m_u32LineLen%#,m_eLineReadFlagè#0m_pUserData&#4m_u32TimerID%#8m_pstFSML;#<€ñ$
?m_au8MatchFlagu#@

../FML/Internet/Module/ATConfig.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMØw8
*ÿ
m_pcATCmdÿ#m_u32TimeOut%#m_u32Result%#"ƒ%PST_ATCmd¾
 4

../Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_uart_ex.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMŒ
ôµ
*šWakeUpEventY
#AddressLengthI
#Address:
#PUART_WakeUpTypeDefØ
9x

../Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_gpio.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMHEô¹
*¥PinY
#ModeY
#PullY
#SpeedY
#AlternateY
#PGPIO_InitTypeDefÕ
Cä
GPIO_PIN_RESETGPIO_PIN_SET
PGPIO_PinState=

RŒ
../Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_flash_ex.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMtÑ
x¸
*—TypeEraseY
#PageAddressY
#NbPagesY
#PFLASH_EraseInitTypeDefÙ
£
*ØOptionTypeY
#WRPStateY
#WRPSectorY
#WRPSector2Y
#RDPLevel:
#BORLevel:
#USERConfig:
#BOOTBit1Config:
#PFLASH_OBProgramInitTypeDef6

Ä
*çOptionTypeY
#PCROPStateY
#PCROPSectorY
#PCROPSector2Y
#BootConfigI
#PFLASH_AdvOBProgramInitTypeDefû

à
ä

../Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_rcc_ex.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM µ»
*Å PeriphClockSelectionY
#RTCClockSelectionY
#Usart1ClockSelectionY
#Usart2ClockSelectionY
#Lpuart1ClockSelectionY
#I2c1ClockSelectionY
#I2c3ClockSelectionY
#LptimClockSelectionY
#PRCC_PeriphCLKInitTypeDef×
Ò
¸
../Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_rcc.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMÔR„º
*žPLLStateY
#PLLSourceY
#PLLMULY
#PLLDIVY
#PRCC_PLLInitTypeDefÔ
æ
*Œ4OscillatorTypeY
#HSEStateY
#LSEStateY
#HSIStateY
#HSICalibrationValueY
#LSIStateY
#MSIStateY
#MSICalibrationValueY
#MSIClockRangeY
# PLL
#$PRCC_OscInitTypeDef9

*œClockTypeY
#SYSCLKSourceY
#AHBCLKDividerY
#APB1CLKDividerY
#APB2CLKDividerY
#PRCC_ClkInitTypeDef'
¤8

..\Middlewares\HIDOLibrary\ATLiteCore\HIDO_ATLiteParse.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\DuJian\Documents\L071\MDK-ARM“
HIDO_AT_LITE_MATCH_NONEHIDO_AT_LITE_MATCH_PART
HIDO_AT_LITE_MATCH_FULLPHIDO_ATLiteMatchStateEnum½

"rÀ
..\Middlewares\HIDOLibrary\Queue\HIDO_BaseQueue.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\DuJian\Documents\L071\MDK-ARM"Ñ+""È
..\Middlewares\HIDOLibrary\ATLiteCore\HIDO_ATLite.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\DuJian\Documents\L071\MDK-ARMÔß"¸"Û<à
..\Middlewares\HIDOLibrary\Debug\HIDO_Shell.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\DuJian\Documents\L071\MDK-ARM$
Ì"QFÃ
0B
O"ß"Ãß"Í0B"×¼
..\Middlewares\HIDOLibrary\Debug\HIDO_Input.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\DuJian\Documents\L071\MDK-ARM<
ô"QF"ßÀ
..\Middlewares\HIDOLibrary\Queue\HIDO_VLQueue.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\DuJian\Documents\L071\MDK-ARM´\ "âG"…G¼
..\Middlewares\HIDOLibrary\Queue\HIDO_ArraryQueue.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\DuJian\Documents\L071\MDK-ARMüÈ$"-IŒ

..\Middlewares\HIDOLibrary\Util\HIDO_Util.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\DuJian\Documents\L071\MDK-ARM´Ä(int"°"&
"?
"†J"»PINT32_PTRÉ
y"rPUINT32_PTRà
z"nPDATA_PTRø
{"¼PU8_PTR_PTR

|Mµ&

@¿&

ÿ
»Î?

×?

sFOURYEARS?
µsDAYMS?
€Q
"ßß"w
"}
D

..\Middlewares\HIDOLibrary\Util\HIDO_Timer.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\DuJian\Documents\L071\MDK-ARMðÌ3Ž
TIMER_STATE_IDLETIMER_STATE_STOPPED
TIMER_STATE_STARTEDTIMER_STATE_TIMEUPPHIDO_TimerStateEnum±
trt…ÀxK
"r 
../Drivers/CMSIS/Include/cmsis_armcc.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\DuJian\Documents\L071\MDK-ARMä7;ì

‚
__get_CONTROLY
a__resultY

Y__regControlY

P<¦
Ž
__set_CONTROL$Y
controlY__regControlY

P;á
¦
__get_APSRY
a__resultY

Y__regAPSRY

P;œ
²
__get_xPSRY
a__resultY

Y__regXPSRY

P;å
¾
__get_PSPY
a__resultY

Y__regProcessStackPointerY

P<®
Ê
__set_PSP$Y
topOfProcStackY__regProcessStackPointerY

P;ô
Ö
__get_MSPY
a__resultY

Y__regMainStackPointerY

P<º
â
__set_MSP$Y
topOfMainStackY__regMainStackPointerY

P;û
î
__get_PRIMASKY
a__resultY

Y__regPriMaskY

P;¥
Ù__get_FPSCRY
a__resultY

<Æ
ê__set_FPSCR$Y
fpscr;Œ
„9__RBITY
$Y
valuea__resultY

\resultY
\sY
;Ù
à8__SSAT
$
val$Y
sata__result

Ø\maxÙ\minÙ
;¤
ù9__USATY
$
val$Y
sata__resultY

£\max$Y
8æ
š
__get_IPSRY
a__resultY

Y__regIPSRY

P9¡    
ú
__set_PRIMASK$Y
priMaskY__regPriMaskY

Pì
..\Middlewares\HIDOLibrary\Include\HIDO_Typedef.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\DuJian\Documents\L071\MDK-ARM\
08uvoid
unsigned charunsigned shortunsigned intunsigned long long
signed charshortintlong long
charfloatdoublePHIDO_VOID¶
$+PHIDO_UINT8¼
%+PHIDO_UINT16Í
&+PHIDO_UINT32ß
'+PHIDO_UINT64ï
(+PHIDO_INT8

)+PHIDO_INT16

*+PHIDO_INT32

++PHIDO_INT64$

,+PHIDO_CHAR1

-+PHIDO_FLOAT9

.+PHIDO_DOUBLEB

/+Å
HIDO_FALSEHIDO_TRUE
PHIDO_BOOL%
2+*úm_pDataz#m_u32Len‚
#"L
PHIDO_DataStructV
;*Ìm_u32Size‚
#m_u32Len‚
#m_pu8DataÌ#"]
PHIDO_ByteArraryStruct•
Bä
..\Middlewares\HIDOLibrary\Util\HIDO_FSM.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\DuJian\Documents\L071\MDK-ARMä$:uvoid"¯d'"¹ß"ÃÉ"Í"É"¿"ßH

..\decadriver\deca_params_init.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM4HA:
Ì
½
Y
Û
Ì
æ
:

ï
Û
ú
:


M‹:

I
š


£

¬


µÌ
¾,


Ç

ì
..\decadriver\deca_device.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM€ŒBintûM"¿Pdwt_local_data_tµO":N"%N":
"QN"Y
"fN8²þ
dwt_readdevid
Y

a__resultY

8¬«    dwt_write16bitoffsetreg
¸
$¸regFileID$¸regOffset$I
regvala__result¸
\reg¸ :


\buffer•
8¬Ç    dwt_write32bitoffsetreg
¸
$¸regFileID$¸regOffset$Y
regvala__result¸
\j¸\reg¸ :

\buffer8¬Ž    
dwt_read16bitoffsetreg
I

$¸regFileID$¸regOffseta__resultI

\regvalI
•:


\bufferŠ\result¸9Þº _dwt_aonconfigupload

Õ:

\bufÊ9Ð _dwt_aonarrayupload

†:

\bufû9Ĥdwt_entersleepaftertx

$¸enable\regY
9èódwt_rxreset

\resetrx:
8” dwt_checkoverrun
¸
a__result¸
9µ¶_dwt_disablesequencing

*í    <deviceIDY
#partIDY
#lotIDY
#chan:
#longFrames:
# otprev:
#txFCTRLY
#xtrim:
#dblbuffon:
#sysCFGregY
#sleep_modeI
#cdataûM# wait4resp:
#,prfIndex¸#0O°    %Å"¨dwt_txcallback°#4OÒ    %Å"Êdwt_rxcallbackÒ#8D

..\radio\sx126x-board.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMl°S
_Bool9Ó
    $SX126x_CS_Di

8–    5    SpiInOut
:

$:
txBuffera__result:

\rxData:
9°    GSX126xWaitOnBusy

qhspi1£U

":
”
..\radio\sx126x.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMä[
_Bool"ëY":
"6Y"QY"hY9ˆ•SX126xSetDio2AsRfSwitchCtrl

$:
enable9·ã
SX126xSetStandby

$ÂVstandbyConfig8ìgSX126xGetOperatingMode
¤V
a__result¤V
9wSX126xSetPayload

$½payload$:
size8ÐÀSX126xGetPacketType
ûV
a__resultûV
9‡ö
SX126xSetTx

$Y
timeoutþ:

\bufó
9À•
SX126xSetCrcSeed

$I
seed·:


\buf,9…§
SX126xSetCrcPolynomial

$I
polynomialü:


\bufq9¼‚SX126xSetRx

$Y
timeout³:

\buf¨9¥îSX126xSetPaConfig

$:
paDutyCycle$:
hpMax$:
deviceSel$:
paLutœ:

\buf9Ô¹SX126xSetPacketType

$ûVpacketType*öAddrI
#Value:
#PRadioRegisters_tT%tY

..\radio\radio.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM¬ük
_BooldoublePFskBandwidth_t¸
 ôPRadioPublicNetwork_tâ
 ÆÈpÀ‡ú
ÃW–

٦
¨

´:

þ
":
9ß ±RadioSetChannel

$Y
freq9 þRadioSleep

\params¯Y9¡ RadioRx

$Y
timeout9¸ ˆRadioStandby

*âbandwidthY
#RegValue:
#*†Previous­#Current­#
€
..\radio\Lora.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMü|
_BoolqIrqFired¬

qlora_yingda_flag:


é
:

þ
õ
:

þ
qLoratx_frequencyËv

qwg_state|x

qbattaryåv

qbuttonåv

qstationary_flag:


qanjian_flag:


qlora_tx_flag:


qwg_report_idI


qwg_report_freqI


qno_yingdaflag:


Í:

Ç
qusart5_state:


î:

Ç
qlora_sendbufferâ


\delaytimeI
\source_idI
":
ï
LOWPOWERRX
RX_TIMEOUTRX_ERRORTXTX_TIMEOUTPStates_t* \T
..\radio\radio.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM 'ô}
_BoolPRadioModems_t 
&PRadioState_t@
1PRadioEvents_t|
`)Œ
Radio_slOˆ%"
Init
#NŸË"
GetStatus
#O¼%¶"4
SetModem<
#OÚ%Y
"P
SetChannelZ
#N­%¶%Y
% 
%Y
"p
IsChannelFree
#N¯Y
"¦
Random¯
#O%¶%Y
%Y
%:
%Y
%I
%I
%­%:
%­%­%:
%­%­"Á
SetRxConfig #Oì%¶%ÿ%Y
%Y
%Y
%:
%I
%­%­%­%:
%­%Y
"$SetTxConfigl#N­%Y
"ƒCheckRfFrequency# N¿Y
%¶%:
"¬TimeOnAir¿#$Oâ%N%:
"ÔSendâ#(Oö"òSleepö#,O‹"Standby#0O¨%Y
"Rx(#4Oº"6StartCad:#8Oä%Y
%ÿ%I
"NSetTxContinuousWaved#<N 
%¶"ƒRssi#@O°%I
%:
" Write°#DNÐ:
%I
"ÁReadÐ#HOô%I
%N%:
"àWriteBufferô#LOŸ%I
%N%:
"ReadBuffer#POÃ%¶%:
"5SetMaxPayloadLengthC#TOê%­"bSetPublicNetworkj#XN    Y
"†GetWakeupTime#\O¬    "¨IrqProcess¬#`OÌ    %Y
"ÂRxBoostedÌ#dOñ    %Y
%Y
"áSetRxDutyCycleñ#h"ßôqRadio

À

MODEM_FSKMODEM_LORA
ü

RF_IDLERF_RX_RUNNING
RF_TX_RUNNINGRF_CAD*ÎO„"€TxDone„#Oš"–TxTimeoutš#OÉ%N%I
% 
%ÿ"¯RxDoneÉ#Oß"ÛRxTimeoutß#Oø"ôRxErrorø#O•%:
"FhssChangeChannel#Oº%­"2CadDone:#":
°

..\APL\lis3dh_driver.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM\*lƒfloat
unsigned char":
"™|"ÿ"1z8¦—    LIS3DH_ReadReg
:

$:
Reg$ÍDataa__result:

8àº
LIS3DH_GetWHO_AM_I
¹y
$Ívala__result¹y
8ª¨    LIS3DH_WriteReg
:

$:
WriteAddr$:
Dataa__result:

tY
Ô
..\APL\Shell.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM\?¼Œqdev_idY


€ƒÉ
º
&"‡""ɨ
../FML/Internet/Socket.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM°?dŽô

SOCKET_TYPE_NONESOCKET_TYPE_TCP
SOCKET_TYPE_UDPPE_SocketTypeµ
Ý
SOCKET_STATE_IDLESOCKET_STATE_CLOSED
SOCKET_STATE_CREATEDSOCKET_STATE_CONNECTSOCKET_STATE_CLOSE_BEFORE_CONNECTSOCKET_STATE_CLOSESOCKET_STATE_CONNECTEDSOCKET_STATE_CONNECT_FAILEDPE_SocketState

á
SOCKET_EVENT_CONNECT_FAILEDSOCKET_EVENT_CONNECTED
SOCKET_EVENT_CLOSEDSOCKET_EVENT_RECV_DATAPE_SocketEventò

"OŠ%c"%a%#"vPFN_SocketEventProcŠ
$ð
../Drivers/CMSIS/Include/core_cm0plus.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM0A8¢*˜!_reserved0Y
#!VY
#
!CY
#
!ZY
#

!NY
#
S«bÄwY
PAPSR_Type

Ý
*é!ISRY
#    !_reserved0Y
#Süb=
wY
PIPSR_Typei

ø
*—!ISRY
#    !_reserved0Y
#!TY
#
!_reserved1Y
#!VY
#
!CY
#
!ZY
#

!NY
#
SªbŽ
wY
PxPSR_Type
*ü!nPRIVY
#
!SPSELY
#
!_reserved1Y
#Sb<wY
PCONTROL_Type|
²*¤ ²¤
ISER©#ÉY

RESERVED0¾#ã¤
ICERÚ#€
ûY

RSERVED1ð#„
•¤
ISPR#€­Y

RESERVED2"#„Ȥ
ICPR?#ۈY

RESERVED3U#„ýY

?RESERVED4r#€˜¤
IP#€tY
PNVIC_Type¤
Ô*½(CPUIDC#ICSR¤#VTOR¤#AIRCR¤#SCR¤#CCR¤#RESERVED1Y
#¤¤

SHP#SHCSR¤#$Y
t=PSCB_Type¼
ò*    CTRL¤#LOAD¤#VAL¤#CALIBC#PSysTick_TypeX
Þ*â    TYPEC#CTRL¤#RNR¤#RBAR¤#RASR¤#PMPU_Type¢
“<˜

å__NVIC_EnableIRQ$ÉIRQn;Õ

ö__NVIC_GetEnableIRQY
$ÉIRQna__resultY

<û

‰__NVIC_DisableIRQ$ÉIRQn;¹
œ__NVIC_GetPendingIRQY
$ÉIRQna__resultY

<â
¯__NVIC_SetPendingIRQ$ÉIRQn<
¾__NVIC_ClearPendingIRQ$ÉIRQn<Ã
Ð__NVIC_SetPriority$ÉIRQn$Y
priority;ÿ
è__NVIC_GetPriorityY
$ÉIRQna__resultY

;´
NVIC_EncodePriorityY
$Y
PriorityGroup$Y
PreemptPriority$Y
SubPrioritya__resultY

\PriorityGroupTmpY
\PreemptPriorityBitsY
\SubPriorityBitsY
<á
œNVIC_DecodePriority$Y
Priority$Y
PriorityGroup$çpPreemptPriority$çpSubPriority\PriorityGroupTmpY
\PreemptPriorityBitsY
\SubPriorityBitsY
"Y
á<©
´__NVIC_SetVector$ÉIRQn$Y
vector\vectorsá;ï
Ç__NVIC_GetVectorY
$ÉIRQna__resultY

\vectorsá;œ
ÿSCB_GetFPUTypeY
a__resultY

;Õ
žSysTick_ConfigY
$Y
ticksa__resultY

9ò
×"__NVIC_SystemResetÜ

..\APL\serial_at_cmd_app.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMÌ@@¡int©
UsartReceiveWaitHead0UsartReceiveWaitHead1
UsartReceiveWaitMsgTypeUsartReceiveWaitLengthUsartReceiveWaitCMDUsartReceiveWaitIndexUsartReceiveWaitDataLenUsartReceiveWaitDataUsartReceiveWaitChecksumPUsartRecvPackState¾    qhuart1‰

Ý:

c<
..\APL\serial_at_cmd_app.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMÐ\ì¢)Æpwtag_structure|groupnum:
#remain_time:
#
index:
#ŒI


•


groupid
#¯I

group_interval$
#T)ßregtag_structureRindex:
#õ:

remain_timej
#
“I

    tagidˆ
#«I

    tag_frequency 
#*ËI

    tag_slotposÀ
#>)¬tagpos_structure:tagidI
#datalen:
#Ÿ:

6data#qregtag_mapF


ø
..\APL\WS2812.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM(]l¦9Ó
w28delay

$Y
nTimer\iY
9é
(RGB_Set_Down

9ú
\RGB_Rst

Ô
..\APL\dw_driver.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARML]ä¬9Ö
delay_ms

$Y
nTimer\iY
´
..\APL\dw_mbx_tag.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM\]<®doublefloatintqbat_percentåv

qstationary_flagåv

qHeightº

":
i
8ç    get_rx_timestamp_u64i

a__resulti

Ì:

\ts_tabA
\tsi
\iÃ9š resp_msg_set_ts
$
ts_field$    
ts\iæåv
Ç
²åv
Ç
½I

\ancidlist_rec²
ÚI

\ancidlist_sendÏ
øI

ƒI

Žåv
1™I

1¤I

1¯:

1ºI

1ÅI

1quwbledY


qgpsledY


qloraledY


qpowerledY


:

Ç
qwg_lost_countåv

\checksumØvä
..\APL\dw_mbx_tag.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMp`°¶Ð

WG_LostWG_Connected
Pwg_state_enum°
}Ü
..\APL\dw_app.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM ^²·
Øv
Ã
åv
«qg_pairstart:


":
|
../decadriver/deca_device_api.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM€ÆØ°
intPdwt_callback_data_tb

‹
PeCHANÓ

–
Pdwt_config_t\
­
Pdwt_txconfig_t
»

Pdwt_rxdiag_t'
Ë
Pdwt_deviceentcnts_tÔ
Þ
PdecaIrqStatus_t¼
î *ÓstatusY
#event:
#aatset:
#datalengthI
#´:


fctrl©
#dblbuff:
#
Ü
CHAN_CTRL_TXCHAN_1
CHAN_CTRL_TXCHAN_2CHAN_CTRL_TXCHAN_3CHAN_CTRL_TXCHAN_4CHAN_CTRL_TXCHAN_5CHAN_CTRL_TXCHAN_7*„chan:
#prf:
#
txPreambLength:
#rxPAC:
#txCode:
#rxCode:
#nsSFD:
#dataRate:
#phrMode:
#sfdTOI
#    *§PGdly:
#powerY
#*ÔmaxNoiseI
#firstPathAmp1I
#stdNoiseI
#firstPathAmp2I
#firstPathAmp3I
#maxGrowthCIRI
#
rxPreamCountI
#firstPathI
#*ûPHEI
#RSLI
#CRCGI
#CRCBI
#ARFEI
#OVERI
#
SFDTOI
#PTOI
#RTOI
#TXFI
#HPWI
#TXWI
#ð
../FML/Internet/Module.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM\г
ô

MODULE_MAINMODULE_GNSS
MODULE_GSMMODULE_ALLPE_Moduleµ!é
MODULE_STATE_SLEEPMODULE_STATE_WAKEUP
MODULE_STATE_POWER_OFFMODULE_STATE_POWER_ONPE_ModuleState
)*Œm_dLonª"#m_dLatª"#m_u16Year"#m_u8Monõ!#m_u8Dayõ!#m_u8Hourõ!#m_u8Minõ!#m_u8Secõ!#PST_LBSLocation~
5*½m_i32Reservec"#PST_GNSSLocation":Oä%"%#"TPFN_SignalIntensityCallbackd;O˜%˜%#""ŠPFN_LBSLocationCallbackœ<OÐ%ô%i
%#"¾PFN_PowerEventCallbackÐ=4
..\APL\App.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM¨_l´
charfloatÃ
©
cqbat_percent:


â
:

cqnomove_countI


qchargedbg_flag:


qheart_timeI


qnomove_flag:


qhuart2‰

Ï:

cqfangchai_timeI


qtaglist_num:


„I

1qtagid_listy


 I

1qtagdist_list•


qyundong_state:


qyundong_timeI


é:

1qtagbat_listÞ


qhtim3ñ”

qbeep_state:


qair780_state:


":
\l_bDismantleÝ"\l_bCancelAlarmÝ"\l_u32DismantleAlarmTick"\l_bChargeÝ"\l_u32CancelChargeReportÝ"\l_u32ChargeTick"\l_u32LocationTick"ql_stGPS³‹

quwbledY


qgpsledY


qloraledY


qpowerledY


³:

cÐ
..\APL\global_param.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMüeì¾
charÃ
²

Ï
I

ÿl

..\APL\UDPClient.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMf$Á
char":
˜
UDP_CLIENT_STATE_IDLEUDP_CLIENT_STATE_CONNECTING
UDP_CLIENT_STATE_CONNECTEDPE_UDPClientState½1¼y–
ÿqfangchai_flag:


qbat_percent:


"—¨
../FML/Internet/Socket.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM¤f¨Âô

SOCKET_TYPE_NONESOCKET_TYPE_TCP
SOCKET_TYPE_UDPPE_SocketTypeµÝ
SOCKET_STATE_IDLESOCKET_STATE_CLOSED
SOCKET_STATE_CREATEDSOCKET_STATE_CONNECTSOCKET_STATE_CLOSE_BEFORE_CONNECTSOCKET_STATE_CLOSESOCKET_STATE_CONNECTEDSOCKET_STATE_CONNECT_FAILEDPE_SocketState
á
SOCKET_EVENT_CONNECT_FAILEDSOCKET_EVENT_CONNECTED
SOCKET_EVENT_CLOSEDSOCKET_EVENT_RECV_DATAPE_SocketEventò
"OŠ%ç–%a%–—"vPFN_SocketEventProcŠ$Ü
..\HAL\Flash.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM\hxÉunsigned shortunsigned int":
:
"ÓÈ
..\HAL\Spi.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMˆh°Ìint":
9É
Uwb_CS_di



..\HAL\SPI_hal.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM˜hÏ"£U¼
­

8+SPI_Write
c"
$î˜_eID$d#_pu8WriteBuf$"_u32Lena__resultc"
¤
..\HAL\UART.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMÀhÑint9Ú
lUart_RXINTEnable
$hœ_eUartID*½tm_eUartIDhœ#m_eTxModeª›#
m_eRxModeœ#m_pstUart=#m_pu8RxBufd##m_u32RxBufSize"#m_pu8RxLastPosd##m_pu8RxBufEndd##m_stRxArraryQueueuž#m_pu8TxBufd##,m_u32TxBufSize"#0m_u32TxQueueMemberCnt"#4m_stTxVLQueue%š#8m_u32RxValue"#hm_u32Flag"#lm_fnRxISRX›#p"‰PST_UartInfoÚ;qhuart1‰

qhuart2‰

qhuart3‰

ŒC
t""#"'"‚š¸
C:\Keil_v5\ARM\ARMCC\Bin\..\include\stdio.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]i˜Òunsigned intunsigned long long)â
__fpos_t_struct__pos™#__mbstate“
#P__va_listƒ
FPfpos_t¯
a-__FILEPFILE

lq__stdin


q__stdout


q__stderr


"
q__aeabi_stdinC


q__aeabi_stdoutC


q__aeabi_stderrC


Psize_t‰,*¸__state1‰#__state2‰#Ä
..\HAL\BSP.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMLk8Úqhuart5‰

"‰"¬¢˜
../HAL/Uart.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMØÐì³
O´
%õ!"ªPFN_RxISR´
Š
UART_TX_MODE_DMAUART_TX_MODE_INT
UART_TX_MODE_POLLPE_UartTxModeÈ
ã
UART_RX_MODE_DMAUART_RX_MODE_INT
UART_RX_MODE_INT_ISRPE_UartRxMode

$È
UART_ID_DBGUART_ID_LORA
UART_ID_GPSUART_ID_4GUART_ID_LASTPE_UartIDw

.*‡m_eTxMode

#m_eRxModec
#
m_pu8RxBufd##m_u32RxBufSize"#m_pu8TxBufd##m_u32TxBufSize"#m_u32TxQueueMemberCnt"#m_fnRxISR¸#PST_UartInitØ

<

..\FML\DBG.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMdkÈÛ
char©"±õ!"¹"‰8 ÎDBG_SetMode
c"
$ȣ_eModea__resultc"
õ!
ÿ
‡"" 
$
../HIDOLibrary/Include/HIDO_Input.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMPlpÝž
INPUT_LOGIN_STATE_USERNAMEINPUT_LOGIN_STATE_PASSWORD
INPUT_LOGIN_STATE_SUCCESSPHIDO_InputLoginStateEnumÀ
)ÿInputStruct m_pstNextÿ#m_u8DirectionStateõ!#m_u8InputStateõ!#m_eLoginState
#m_u32LastInputTick"#Ї"
m_acInputUserNameÅ
#ô‡"
?m_acInputPassWordé
#m_u32CmdLen"#\m_i32CmdIndexc"#`m_u32CmdTabLen"#dm_i32CmdTabIndexc"#hm_u32CmdTabChange"#lm_u32HistoryReadIndex"#pm_i32HistoryWriteIndexc"#tm_u32HistoryCnt"#xé‡"
cm_acCmdBufÞ#|†‡"
cm_acCmdTabBufû#à
§‡"
c°
    m_acHistoryList'#ÄÓ‡"
cm_acHistoryExchangeH#¬
Nýc"%    V"om_fnPrintf}#N¡c"%    "”m_fnPuts¡#”NÅc"%õ!"¶m_fnPutcÅ#˜Néc"%d#"Úm_fnGetcé#œ">
‡""PHIDO_InputStruct>

:ü
..\FML\SPIFlash.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMŒl°ã*÷
(m_eSPI_IDʧ#Ð
Õ¦
m_stPinÅ#m_u32ChipSize%#$PST_SPIFlashResourse®N›÷
%ª

ñ$¹*

"%9ås SPIFlash_CSEnable
$ª¤_eID9
 SPIFlash_CSDisable
$ª¤_eID8î
SPIFlash_SendByte_%
$ª¤_eID$ñ$_u8SendByte$`&_pu8RecvBytea__result_%
8½ž
SPIFlash_WriteEnable_%
$ª¤_eIDa__result_%
\i32Result_%8²
SPIFlash_WriteDisable_%
$ª¤_eIDa__result_%
\i32Result_%8ôÆ
SPIFlash_ReadStatusRegister_%
$ª¤_eID$`&_pu8Statusa__result_%
\i32Result_%8—þ
SPIFlash_PageProgram_%
$ª¤_eID$%_u32DstAddr$`&_pu8SrcBuf$%_u32SrcLen$9
_pu32ProgramLena__result_%
\i%\u32ProgramLen%8ý×SPIFlash_SectorErase_%
$ª¤_eID$%_u32SectorAddr$Ô¥_eEraseModea__result_%
x
..\FML\GPS.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM@t0ìdouble"á
9ë
5 GPS_AddHours
$h_pstGPS$"_u32Hours8Í{GPS_ParseDatec"
$n_pstDateData$h_pstGPSa__resultc"
\u32Len"\pcStartt8²•
GPS_ParseStatec"
$n_pstStateData$h_pstGPSa__resultc"
\u32Len"\pcStartt8Ÿ³
GPS_ParseTimec"
$n_pstTimeData$h_pstGPSa__resultc"
\u32Len"\pcStartt\pcDott8Š­GPS_ParseDirc"
$n_pstDirData$h_pstGPSa__resultc"
\u32Len"\pcStartt\pcDott8óÏGPS_ParseLatSignc"
$n_pstLatSignData$h_pstGPSa__resultc"
\u32Len"\pcStartt8ÜðGPS_ParseLonSignc"
$n_pstLonSignData$h_pstGPSa__resultc"
\u32Len"\pcStartt8Ø‘GPS_ParseSpeedc"
$n_pstSpeedData$h_pstGPSa__resultc"
\u32Len"\pcStarttˇ"
    \acSpeedÀ9ë¯GPS_Rest
9ÁGPS_PowerOn

Þ
GPS_RECV_STATE_IDLEGPS_RECV_STATE_HEAD
GPS_RECV_STATE_CRGPS_RECV_STATE_LFPE_GPSRecvState
*¿    ˆ
m_eState^#”    ‡"
m_acRecvBuf‰#
m_u32RecvLen"#„
PST_GPSRecvt!Ý    õ!
ÿè    õ!
ó    ­«

þ    :

cqGPS_dataó

qGPS_successful_flag:


quwbledY


qgpsledY


qloraledY


qpowerledY


"Sª"#"‡"ð
../FML/Internet/Module.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMhx¨
ô

MODULE_MAINMODULE_GNSS
MODULE_GSMMODULE_ALLPE_Moduleµ
!é
MODULE_STATE_SLEEPMODULE_STATE_WAKEUP
MODULE_STATE_POWER_OFFMODULE_STATE_POWER_ONPE_ModuleState

)*Œm_dLon¦%#m_dLat¦%#m_u16Year%#m_u8Monñ$#m_u8Dayñ$#m_u8Hourñ$#m_u8Minñ$#m_u8Secñ$#PST_LBSLocation~

5*½m_i32Reserve_%#PST_GNSSLocation"
:Oä%%%&"TPFN_SignalIntensityCallbackd
;O˜%˜%&""ŠPFN_LBSLocationCallbackœ
<OÐ%ô%i
%&"¾PFN_PowerEventCallbackÐ
=Ü
..\FML\Internet\Module\AIR780E\AIR780ELoc.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMu¼õuvoid"È"„8"&`
..\FML\Internet\Socket.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMHu4ù*™Ä    m_eState­#m_eType´¬#
m_bHasRecvDataÝ"#m_i32IDc"#m_fnEventProcN®#m_pArg##¸‡"
)m_acRemoteAddr-
#m_u16RemotePort"#:m_stSendQueue%š#<m_stRecvQueue%š#lm_stRecvInfoQueueuž#œ
m_stTCPRecvQueueuž#°
Øõ!
ÿl_au8SendQueueBufÌ
#Ä
þõ!
ÿl_au8RecvQueueBufò
#ÄPST_SocketDataµ1·
"%š"‡"""‚š"c""Ý"""

..\FML\Internet\Module.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMv¬
À
ƒ%
Ë
ƒ%
Ö
ƒ%
á
Ù%
ì
Ù%
÷
Ù%
‚Ù%
ƒ%
"ƒ%"&ð
..\FML\Internet\Module.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMtv`
ô

MODULE_MAINMODULE_GNSS
MODULE_GSMMODULE_ALLPE_Moduleµ
!é
MODULE_STATE_SLEEPMODULE_STATE_WAKEUP
MODULE_STATE_POWER_OFFMODULE_STATE_POWER_ONPE_ModuleState

)*Œm_dLon¦%#m_dLat¦%#m_u16Year%#m_u8Monñ$#m_u8Dayñ$#m_u8Hourñ$#m_u8Minñ$#m_u8Secñ$#PST_LBSLocation~

5*½m_i32Reserve_%#PST_GNSSLocation"
:Oä%%%&"TPFN_SignalIntensityCallbackd
;O˜%˜%&""ŠPFN_LBSLocationCallbackœ
<OÐ%ô%i
%&"¾PFN_PowerEventCallbackÐ
=Ü
..\FML\Internet\Module\AIR780E\AIR780ECSQ.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMÐvŒ
uvoid"È"„8"&t

..\FML\Internet\Module\AIR780E\AIR780ESocket.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMw¸
uvoid"Ë"&"î¯"‘¯qg_stStateAIR780ESocketSendAck';

˜Ù%
\l_abSocketUnAck 
·%
\l_au32SocketUnAckTick,
Ü%
\l_au32SocketSendTickQ
P

..\FML\Internet\Module\AIR780E\AIR780EFSM.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMPw`
intuvoidqLast4GÈ

"Ï"&­¶"ƒ%8ѱ AIR780E_PollOnIPReady_%
$²_pstATDevicea__result_%
\u32CurTick%˜
../HAL/UART.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM˜yh-
O´
%ñ$"ªPFN_RxISR´
Š
UART_TX_MODE_DMAUART_TX_MODE_INT
UART_TX_MODE_POLLPE_UartTxModeÈ
ã
UART_RX_MODE_DMAUART_RX_MODE_INT
UART_RX_MODE_INT_ISRPE_UartRxMode

$È
UART_ID_DBGUART_ID_LORA
UART_ID_GPSUART_ID_4GUART_ID_LASTPE_UartIDw

.*‡m_eTxMode

#m_eRxModec
#
m_pu8RxBuf`&#m_u32RxBufSize%#m_pu8TxBuf`&#m_u32TxBufSize%#m_u32TxQueueMemberCnt%#m_fnRxISR¸#PST_UartInitØ

<,

..\FML\Internet\Module\AIR780E\AIR780EDriver.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMÄx0,
×
ñ$
ÿâ
ñ$
cí
ñ$
ø
ñ$
ƒ´
8ƒ%"
    
š 

?¥Õ¦
"ƒ%ˆ

..\FML\Internet\Module\AIR780E\AIR780EDriver.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMàƒl0
¢
AIR780E_PIN_3V8_ENAIR780E_PIN_RI
AIR780E_PIN_PWRKEYAIR780E_PIN_LASTPE_AIR780EPinË
 *ím_u32FSMTimerID%#m_u32ConnectLen%#PST_AIR780EDriverData6

&Ü
../Core/Src/system_stm32l0xx.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM,„|7
:
Ê
»
Ó
»
Ü
»
0

../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart_ex.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM„X8
"‰":
"I
9°
Ë UARTEx_Wakeup_AddressConfig
$Øhuart$Ú·WakeUpSelection¸
../Drivers/CMSIS/Include/cmsis_armcc.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMЩ‹
;„
‚
__get_CONTROLY
a__resultY

Y__regControlY

P<¾
Ž
__set_CONTROL$Y
controlY__regControlY

P;ù
š
__get_IPSRY
a__resultY

Y__regIPSRY

P;´
¦
__get_APSRY
a__resultY

Y__regAPSRY

P;ï
²
__get_xPSRY
a__resultY

Y__regXPSRY

P;¸
¾
__get_PSPY
a__resultY

Y__regProcessStackPointerY

P<
Ê
__set_PSP$Y
topOfProcStackY__regProcessStackPointerY

P;Ç
Ö
__get_MSPY
a__resultY

Y__regMainStackPointerY

P<
â
__set_MSP$Y
topOfMainStackY__regMainStackPointerY

P;·
Ù__get_FPSCRY
a__resultY

<Ø
ê__set_FPSCR$Y
fpscr;ž
„9__RBITY
$Y
valuea__resultY

\resultY
\sY
;ë
à8__SSAT
$
val$Y
sata__result

ê\maxë\minë
;¶
ù9__USATY
$
val$Y
sata__resultY

µ\max6Y
8þ
î
__get_PRIMASKY
a__resultY

Y__regPriMaskY

P9¹    
ú
__set_PRIMASK$Y
priMaskY__regPriMaskY

P„

../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMœ„`9
"‰:
"ÛI
"å":
"I
<†‰"

"ö9Ê
È UART_EndTxTransfer
$ÕhuartÉ\primaskY
9„
§ UART_EndTransmit_IT
$Õhuartƒ\primaskY
è
../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_tim_ex.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMè…Ð\
"ñ”@‘"ÝD
../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_tim.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMô…À^
"ñ”Y
"Ú"Y
¹"êۍ"ôݎ"þ"hŽá"
7"
ؑ""
ñ”",
"ö"ªs"B
9œ
Ò7 TIM_CCxChannelCmd
$<
TIMx$Y
Channel$Y
ChannelState\tmpY
9œ
ë6 TIM_TI4_SetConfig
$<
TIMx$Y
TIM_ICPolarity$Y
TIM_ICSelection$Y
TIM_ICFilter\tmpccmr2Y
\tmpccerY
9œ
»6 TIM_TI3_SetConfig
$<
TIMx$Y
TIM_ICPolarity$Y
TIM_ICSelection$Y
TIM_ICFilter\tmpccmr2Y
\tmpccerY
9•
´7 TIM_ETR_SetConfig
$<
TIMx$Y
TIM_ExtTRGPrescaler$Y
TIM_ExtTRGPolarity$Y
ExtTRGFilter\tmpsmcrY
9â
–7 TIM_ITRx_SetConfig
$<
TIMx$Y
InputTriggerSource\tmpsmcrY
9Ó
½5 TIM_TI1_ConfigInputStage
$<
TIMx$Y
TIM_ICPolarity$Y
TIM_ICFilter\tmpccmr1Y
\tmpccerY
9Ä
6 TIM_TI2_ConfigInputStage
$<
TIMx$Y
TIM_ICPolarity$Y
TIM_ICFilter\tmpccmr1Y
\tmpccerY
ì
../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_spi.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM†8d
"£U":
tY
"ö€

../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rtc.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMP†\k
"¬¢"R¡"ª¡"M¢tY
8»
è    RTC_ByteToBcd2
:

$:
numbera__result:

\bcdhighY
8
ú    RTC_Bcd2ToByte
:

$:
numbera__result:

\tensY
$

../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_lptim.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM\†ðn
"•/•/"Ü8£
ØHAL_LPTIM_GetState
!/
$âhlptima__result!/
Ä
../Drivers/CMSIS/Include/core_cm0plus.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMx†¸w
*˜!_reserved0Y
#!VY
#
!CY
#
!ZY
#

!NY
#
S«bÄwY
PAPSR_Type

Ý
*é!ISRY
#    !_reserved0Y
#Süb=
wY
PIPSR_Typei

ø
*—!ISRY
#    !_reserved0Y
#!TY
#
!_reserved1Y
#!VY
#
!CY
#
!ZY
#

!NY
#
SªbŽ
wY
PxPSR_Type
*ü!nPRIVY
#
!SPSELY
#
!_reserved1Y
#Sb<wY
PCONTROL_Type|
²*¤ ²¤
ISER©#ÉY

RESERVED0¾#ã¤
ICERÚ#€
ûY

RSERVED1ð#„
•¤
ISPR#€­Y

RESERVED2"#„Ȥ
ICPR?#ۈY

RESERVED3U#„ýY

?RESERVED4r#€˜¤
IP#€tY
PNVIC_Type¤
Ô*½(CPUIDC#ICSR¤#VTOR¤#AIRCR¤#SCR¤#CCR¤#RESERVED1Y
#¤¤

SHP#SHCSR¤#$Y
t=PSCB_Type¼
ò*    CTRL¤#LOAD¤#VAL¤#CALIBC#PSysTick_TypeX
Þ*â    TYPEC#CTRL¤#RNR¤#RBAR¤#RASR¤#PMPU_Type¢
“;°

ö__NVIC_GetEnableIRQY
$ÉIRQna__resultY

;å
NVIC_EncodePriorityY
$Y
PriorityGroup$Y
PreemptPriority$Y
SubPrioritya__resultY

\PriorityGroupTmpY
\PreemptPriorityBitsY
\SubPriorityBitsY
<’ 
œNVIC_DecodePriority$Y
Priority$Y
PriorityGroup$˜pPreemptPriority$˜pSubPriority\PriorityGroupTmpY
\PreemptPriorityBitsY
\SubPriorityBitsY
"Y
’<Ú 
´__NVIC_SetVector$ÉIRQn$Y
vector\vectors’; 
Ç__NVIC_GetVectorY
$ÉIRQna__resultY

\vectors’;Í
ÿSCB_GetFPUTypeY
a__resultY

9ó
å__NVIC_EnableIRQ$ÉIRQn9š
‰__NVIC_DisableIRQ$ÉIRQn8Ù
œ__NVIC_GetPendingIRQY
$ÉIRQna__resultY

9ƒ
¯__NVIC_SetPendingIRQ$ÉIRQn9¯
¾__NVIC_ClearPendingIRQ$ÉIRQn8ì
è__NVIC_GetPriorityY
$ÉIRQna__resultY

9‰
×"__NVIC_SystemReset8Ã
žSysTick_ConfigY
$Y
ticksa__resultY

Ø
../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_dma.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM¢À}
"öè
../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_gpio.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM$¢Œƒ
"á
"¹tY
l
../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_flash_ex.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMD¢Pˆ
"ܼ"Y
"L»"Û»9
Ô    FLASH_PageErase

$Y
PageAddress8–
ŒFLASH_OB_BOOTBit1Config›
$:
OB_BootBit1a__result›
\status›\tmpY
\tmp1Y
\OB_BitsY
8÷
âFLASH_OB_BORConfig›
$:
OB_BORa__result›
\status›\tmpY
\tmp1Y
8÷
êFLASH_OB_UserConfig›
$:
OB_IWDG$:
OB_STOP$:
OB_STDBYa__result›
\status›\tmpY
\tmp1Y
8Ù
´FLASH_OB_RDPConfig›
$:
OB_RDPa__result›
\status›\tmp1Y
\tmp2Y
8
ÙFLASH_OB_GetBOOTBit1:

a__result:

8¼
ÏFLASH_OB_GetBOR:

a__result:

8ì
¯FLASH_OB_GetUser:

a__result:

8«
½FLASH_OB_GetRDP:

a__result:

\rdp_level:
8Û
ïFLASH_OB_GetWRP2Y

a__resultY

8Š
äFLASH_OB_GetWRPY

a__resultY

8í
˜    FLASH_OB_BootConfig›
$:
OB_BOOTa__result›
\status›\tmpY
\tmp1Y
Ì

../Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_flash.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMP¢PŠ
œ
FLASH_PROC_NONEFLASH_PROC_PAGEERASE
FLASH_PROC_PROGRAMPFLASH_ProcedureTypeDefÖ
H*§ProcedureOnGoing§
#NbPagesToErase«
#Address«
#Page«
#Lock×#ErrorCode«
#t
tY
PFLASH_ProcessTypeDef:

[Ü
../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMh®d
"ɽ 

../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMt®´‘
tY
"ø¿"ˆÀ"Y
8Ÿ

 
HAL_RCC_GetHCLKFreq
Y

a__resultY

Ô
../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM˜¯™
tY
L

../Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal.hComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM± š
±
HAL_TICK_FREQ_10HZdHAL_TICK_FREQ_100HZ
HAL_TICK_FREQ_1KHZ
HAL_TICK_FREQ_DEFAULT
PHAL_TickFreqTypeDefÐ
7<

../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_adc.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMôÃ0
"ÿ3"Y
"Ñ2"Y3"ötY
9»
¶ ADC_DelayMicroSecond
$Y
microSecond\waitLoopIndexòü
../Core/Src/stm32l0xx_hal_msp.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM<ÄФ
qhdma_usart5_rxö

"ÿ3tY
"•/"¬¢"£U"ñ”"‰t
../Core/Src/main.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMÆô®
inttY
"•/9Ú

ëError_Handler

9ó


GPS_Close_Init

9®
à MX_TIM3_Init
\sMasterConfig@‘\sConfigOCۍ9Ì
• MX_USART1_UART_Init
9å
ö MX_LPTIM1_Init
9ü
º MX_SPI1_Init
9š
¸ MX_USART2_UART_Init
9¸
Û MX_USART5_UART_Init
9Î
– MX_RTC_Init
9ó
ü MX_DMA_Init
ò\tmpreg¶9‹
‹Powerled_Poll

9ª
­Yundong_Panduan_Poll

µ:

cqimu_enable:


qfangchai_flag:


qfangchai_state:


„
..\Middlewares\HIDOLibrary\ATLiteCore\HIDO_ATLiteParse.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\DuJian\Documents\L071\MDK-ARM¾¬T­Ä?†
ZHIDO_ATLiteCmdParse
¾¬T­i_pstDeviceu=¾Zu32CmdIndexr Zu32MatchCntr€Zu32MatchIndexrbYu32ATSetIndexr‘`ZeMatch»ÁD…­R­YstDatan‘Xt
..\Middlewares\HIDOLibrary\ATLiteCore\HIDO_ATLiteParse.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\DuJian\Documents\L071\MDK-ARMú¯T°Ð
>ô
%"HIDO_AtLiteMatch»Áú¯T°Üi_pstDriveru=z
i_u32MathCntr\
i_u8ChMI
i_u32CmdIndexÜÁ6
___result»Áý
Zir
Zu32MathOKCntr#

..\Middlewares\HIDOLibrary\ATLiteCore\HIDO_ATLiteParse.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\DuJian\Documents\L071\MDK-ARM¸®È®?ƒ
HIDO_ATLiteMatchFlagInit¸®È®˜
i_pstDriveru=º

..\Middlewares\HIDOLibrary\Queue\HIDO_BaseQueue.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\DuJian\Documents\L071\MDK-ARM"±(±˜>
| HIDO_BaseQueueGetRear
""±(±Ø
i_pstBaseQšÂí
^__result"
P

..\Middlewares\HIDOLibrary\Queue\HIDO_BaseQueue.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\DuJian\Documents\L071\MDK-ARM±"±>‘
w HIDO_BaseQueueGetFront
"±"±i_pstBaseQšÂ^__result"
P
p
..\Middlewares\HIDOLibrary\Queue\HIDO_BaseQueue.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\DuJian\Documents\L071\MDK-ARM®°±p>ñ
WHIDO_BaseQueueGetContinuousSize
k®°±(i_pstBaseQšÂîi_u32Size"Ði_pu32Offset Â²i_pu32TotalLen Â“___resultkm
Zu32SkipLen"€
..\Middlewares\HIDOLibrary\Queue\HIDO_BaseQueue.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\DuJian\Documents\L071\MDK-ARMX±r±,>
FHIDO_BaseQueueIsFull
åX±r±i_pstBaseQšÂ6___resultå#

..\Middlewares\HIDOLibrary\Queue\HIDO_BaseQueue.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\DuJian\Documents\L071\MDK-ARM@±X±°>‘
5HIDO_BaseQueueIsEmpty
å@±X±Ti_pstBaseQšÂ~___resultåk
(
..\Middlewares\HIDOLibrary\Queue\HIDO_BaseQueue.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\DuJian\Documents\L071\MDK-ARMT°€°4>ª
#HIDO_BaseQueueDequeue
kT°€°œi_pstBaseQšÂîi_u32DequeueCnt"Ð___resultk½
(
..\Middlewares\HIDOLibrary\Queue\HIDO_BaseQueue.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\DuJian\Documents\L071\MDK-ARM€°®°Ä>ª
HIDO_BaseQueueEnqueue
k€°®°i_pstBaseQšÂ^i_u32EnqueueCnt"@___resultk-
$
..\Middlewares\HIDOLibrary\Queue\HIDO_BaseQueue.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\DuJian\Documents\L071\MDK-ARM(±@±T>¥
HIDO_BaseQueueInit
k(±@±|i_pstBaseQšÂ¶i_u32TotalCnt"£___resultk
(
..\Middlewares\HIDOLibrary\ATLiteCore\HIDO_ATLite.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\DuJian\Documents\L071\MDK-ARMô­V®t    >¨

HIDO_ATLiteDeviceInit
»ô­V®Ôi_pstDeviceu=&i_pstInitjÃ___result»õ

..\Middlewares\HIDOLibrary\ATLiteCore\HIDO_ATLite.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\DuJian\Documents\L071\MDK-ARMX®p®0
>™
«
HIDO_ATLiteDeviceRegister
»X®p®Di_pstDeviceu=n___result»[

..\Middlewares\HIDOLibrary\ATLiteCore\HIDO_ATLite.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\DuJian\Documents\L071\MDK-ARM¬®²®´
>
‹
HIDO_ATLiteGetDebugFlag
5¬®²®Œ^__result5
P
ô..\Middlewares\HIDOLibrary\ATLiteCore\HIDO_ATLite.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\DuJian\Documents\L071\MDK-ARMÈ®¯$?ó

]HIDO_ATLitePoll
È®¯ XpstDeviceu=
TL
..\Middlewares\HIDOLibrary\ATLiteCore\HIDO_ATLite.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\DuJian\Documents\L071\MDK-ARMT­–­Ô>Ì
7HIDO_ATLiteCmdSend
»T­–­Ài_pstATDeviceu=.i_u32TimeoutMsrh_pcCmdFmtfÑxV^__result»
P:
YstAPt‘`P
..\Middlewares\HIDOLibrary\ATLiteCore\HIDO_ATLite.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\DuJian\Documents\L071\MDK-ARM¬­ì­`>Ð
GHIDO_ATLiteDataSend
»¬­ì­Li_pstATDeviceu=Æi_u32TimeoutMsr¨i_pu8Data¼Ši_u32Lenrl^__result»
P>
ô..\Middlewares\HIDOLibrary\ATLiteCore\HIDO_ATLite.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\DuJian\Documents\L071\MDK-ARM$¯4¯ä?õ

HIDO_ATLiteSendError$¯4¯äi_pArgjô..\Middlewares\HIDOLibrary\ATLiteCore\HIDO_ATLite.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\DuJian\Documents\L071\MDK-ARM4¯D¯X ?ó

HIDO_ATLiteTimeout4¯D¯$i_pArgjF
..\Middlewares\HIDOLibrary\ATLiteCore\HIDO_ATLite.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\DuJian\Documents\L071\MDK-ARMt®¬®Ì ?œ
"HIDO_ATLiteEvent
t®¬®di_pstATDeviceu=Âi_u32Eventr¤i_pArgj†
..\Middlewares\HIDOLibrary\ATLiteCore\HIDO_ATLite.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\DuJian\Documents\L071\MDK-ARMœ­ª­X>–
VHIDO_ATLiteCmdSendOver
»œ­ª­ài_pstATDeviceu=^__result»
P
è..\Middlewares\HIDOLibrary\ATLiteCore\HIDO_ATLite.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\DuJian\Documents\L071\MDK-ARMYl_pstDeviceListu=¬ Yl_bATDebugFlag5° D
..\Middlewares\HIDOLibrary\Debug\HIDO_Shell.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\DuJian\Documents\L071\MDK-ARM4ÀŒÀ¤>Ã
Ö
HIDO_ShellCmdRegister
»4ÀŒÀ i_pstShellCmdQĚi_u32ShellCmdCntr|___result»C
ZiriZjrV
..\Middlewares\HIDOLibrary\Debug\HIDO_Shell.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\DuJian\Documents\L071\MDK-ARM$Á:Á\>
Ã
HIDO_ShellGetCmdName
GÄ$Á:Á¸i_u32Indexrâ___resultGÄÏ
\
..\Middlewares\HIDOLibrary\Debug\HIDO_Shell.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\DuJian\Documents\L071\MDK-ARM”ÀÁÐ>Û
Ž
HIDO_ShellExecute
»”ÀÁ    i_pcShellCmd7Ē    ___result»l    
ZirF    ¢7Ä
YapCmdArgs
‘œZi32CmdArgc»Y    ZpcTemp7Ä    ð..\Middlewares\HIDOLibrary\Debug\HIDO_Shell.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\DuJian\Documents\L071\MDK-ARMèÁîÁ ?ñ

rHIDO_ShellSetInput
èÁîÁ°    i_pstInput&ÄÅ    $
..\Middlewares\HIDOLibrary\Debug\HIDO_Shell.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\DuJian\Documents\L071\MDK-ARMTÁØÁ>¤
JHIDO_ShellLs»TÁØÁØ    iargc»
iargs=Äø    ^__result»
P‚

Xi»
TXj»
Uø..\Middlewares\HIDOLibrary\Debug\HIDO_Shell.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\DuJian\Documents\L071\MDK-ARMÁÁ°>ø

d HIDO_ShellGetCmdCount
rÁÁ4
^__resultr
P

..\Middlewares\HIDOLibrary\Debug\HIDO_Shell.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\DuJian\Documents\L071\MDK-ARMø¿*À>
:HIDO_ShellClear»ø¿*ÀH
iargcȠ
iargs=Äh
^__result»
P0
ô..\Middlewares\HIDOLibrary\Debug\HIDO_Shell.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\DuJian\Documents\L071\MDK-ARMHÁNÁŒ>ö

€
HIDO_ShellGetInput
&ÄHÁNÁ¤
^__result&Ä
P

..\Middlewares\HIDOLibrary\Debug\HIDO_Shell.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\DuJian\Documents\L071\MDK-ARMYl_pstShellInput&Ä$ Yl_u32ShellCmdCountr( Yl_astShellCmdList,Ä, 
..\Middlewares\HIDOLibrary\Debug\HIDO_Input.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\DuJian\Documents\L071\MDK-ARM”¾¢¿Ð?œ
¤HIDO_InputPoll
”¾¢¿¸
Yu8ByteM‘pXpstTemp
Å
T›¤¾ ¿Zu32CurTickrÙ
ð..\Middlewares\HIDOLibrary\Debug\HIDO_Input.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\DuJian\Documents\L071\MDK-ARM¬¿¼¿ð?ò

ñHIDO_InputRegister
¬¿¼¿ì
i_pstInput
Å
 
..\Middlewares\HIDOLibrary\Debug\HIDO_Input.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\DuJian\Documents\L071\MDK-ARMšµ^¶`>Ÿ
±
HIDO_InputDirectionKeyMšµ^¶i_ptInput
ÅRi_ucKeyM4^__resultM
PÂ


..\Middlewares\HIDOLibrary\Debug\HIDO_Input.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\DuJian\Documents\L071\MDK-ARMδšµt?„
HHIDO_InputDirKeyProcδšµpi_pstInput
Å®i_u8KeyM€
..\Middlewares\HIDOLibrary\Debug\HIDO_Input.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\DuJian\Documents\L071\MDK-ARM„»J¾<?‚
¤HIDO_InputLoginFsm„»J¾Ìi_pstInput
Şi_u8EventM€i_u8KeyMa¹¢»H¾Zi»NZj»;ÝL½ܽZi»(Zj»ܽH¾Zi»Zj»ï$
..\Middlewares\HIDOLibrary\Debug\HIDO_Input.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\DuJian\Documents\L071\MDK-ARMÀ¿Æ¿t>¤
HIDO_InputUserVerify
»À¿Æ¿¼i_pcUserNameÅæi_pcPassWordÅÓ^__result»
P
 
..\Middlewares\HIDOLibrary\Debug\HIDO_Input.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\DuJian\Documents\L071\MDK-ARM`¶„»Ü?¡
ƒHIDO_InputFsm`¶„» i_pstInput
Åú i_u8EventMÜ i_u8KeyM½ ´–¶‚»Zi»ª Zj»— Øf·²¹Zir„ Zjrq ü²¹BºZi»^ Zj»K  Bº‚»Zi»8 Zj»% 
..\Middlewares\HIDOLibrary\Debug\HIDO_Input.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\DuJian\Documents\L071\MDK-ARM²´δd?„
‹
HIDO_InputCmdBufMoveRight²´δi_pstInput
Å9Xi»
Q
..\Middlewares\HIDOLibrary\Debug\HIDO_Input.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\DuJian\Documents\L071\MDK-ARMš´²´ä?ƒ
ž
HIDO_InputCmdBufMoveLeftš´²´Li_pstInput
ÅaXi»
QÄ..\Middlewares\HIDOLibrary\Debug\HIDO_Input.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\DuJian\Documents\L071\MDK-ARMYl_pstInputList
Å  \
..\Middlewares\HIDOLibrary\Queue\HIDO_VLQueue.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\DuJian\Documents\L071\MDK-ARMlɶÉä!>Þ
cHIDO_VLQInit
klɶÉti_pstVLQÒÅ:i_pQBufi_u32QBufSize"ýi_u32LenInfoCnt"ß___resultk¹
Zu32LenInfoSize"Ì 
..\Middlewares\HIDOLibrary\Queue\HIDO_VLQueue.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\DuJian\Documents\L071\MDK-ARM|ȨÈx">Ÿ
UHIDO_VLQDequeue
k|ȨÈXi_pstVLQÒŪi_pstVLQMemberÌŌ___resultky

..\Middlewares\HIDOLibrary\Queue\HIDO_VLQueue.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\DuJian\Documents\L071\MDK-ARMÔÈÉ#>
@HIDO_VLQGetDequeueMember
ÌÅÔÈÉÈi_pstVLQÒÅþ___resultÌÅë
 
..\Middlewares\HIDOLibrary\Queue\HIDO_VLQueue.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\DuJian\Documents\L071\MDK-ARM¨ÈÔÈ”#>Ÿ
2HIDO_VLQEnqueue
k¨ÈÔÈi_pstVLQÒÅni_pstVLQMemberÌÅP___resultk=
d
..\Middlewares\HIDOLibrary\Queue\HIDO_VLQueue.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\DuJian\Documents\L071\MDK-ARMÉlÉ $>æ
HIDO_VLQGetEnqueueMember
ÌÅÉlÉŒi_pstVLQÒÅòi_u32DataSize"Ô___resultÌÅ®
ZpstVLQMemberÌÅÁYu32Offset"‘lYu32TotalLen"‘h$
..\Middlewares\HIDOLibrary\Queue\HIDO_ArraryQueue.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\DuJian\Documents\L071\MDK-ARMįú¯P&>¤
HIDO_ArraryQueueOut
kįú¯i_pstQueue”Æbi_pMemberD___resultk1

..\Middlewares\HIDOLibrary\Queue\HIDO_ArraryQueue.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\DuJian\Documents\L071\MDK-ARMŒ¯¨¯Ø&>•
'HIDO_ArraryQueueIsEmpty
匯¨¯€i_pstQueue”ƶ___resultå£
$
..\Middlewares\HIDOLibrary\Queue\HIDO_ArraryQueue.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\DuJian\Documents\L071\MDK-ARMD¯z¯P'>£
 HIDO_ArraryQueueIn
kD¯z¯Ôi_pstQueue”Æ&i_pMember___resultkõ

..\Middlewares\HIDOLibrary\Queue\HIDO_ArraryQueue.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\DuJian\Documents\L071\MDK-ARM¨¯įØ'>”
1HIDO_ArraryQueueIsFull
娯įDi_pstQueue”Æz___resultåg
@
..\Middlewares\HIDOLibrary\Queue\HIDO_ArraryQueue.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\DuJian\Documents\L071\MDK-ARMz¯Œ¯P(?À
HIDO_ArraryQueueInit
z¯Œ¯˜i_pstQueue”Æñi_pArraryBufÞi_u32ArraryLen"Ëi_u32MemberSize"¸,
..\Middlewares\HIDOLibrary\Util\HIDO_Util.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\DuJian\Documents\L071\MDK-ARM\ŐÅ*>¬
Ó    HIDO_UtilIsAsciiString
5\ŐÅi_pu8Str¼^i_u32StrLenr@___result5
Zir-ü..\Middlewares\HIDOLibrary\Util\HIDO_Util.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\DuJian\Documents\L071\MDK-ARM|ČĨ*?ü

üHIDO_UtilBzero
|ÄŒÄ|i_pDatajºi_u32SizerœH
..\Middlewares\HIDOLibrary\Util\HIDO_Util.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\DuJian\Documents\L071\MDK-ARMvǦÇ+>Ç
ë HIDO_UtilSnprintf
rvǦÇØi_pcBufÈFi_u32BufSizer(h_pcFmt#È‘xV^__resultr
P(
Yapt‘XXu32Lenr
U
0
..\Middlewares\HIDOLibrary\Util\HIDO_Util.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\DuJian\Documents\L071\MDK-ARM\È|È”+>¯
¤HIDO_UtilStrnchr
È\È|Èdi_pcStr#ÈÞi_cChrßÀiu32Nr­___resultȇ
Zi»š\
..\Middlewares\HIDOLibrary\Util\HIDO_Util.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\DuJian\Documents\L071\MDK-ARMüÄNÅ ,>Ý
‘HIDO_UtilIPStringToByteArrary
»üÄNÅüi_pcIPÈri_pu8IPByte¼T___result»A
Yu32Ar‘lYu32Br‘hYu32Cr‘dYu32Dr‘`¬
..\Middlewares\HIDOLibrary\Util\HIDO_Util.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\DuJian\Documents\L071\MDK-ARMÜÃZÄ´,>¬
Ô HIDO_UtilByteArrayToHexString
rÜÃZĐi_pu8ByteArrayWdži_u32ByteCountrhi_pcHexStringÈUi_u32HexStringSizer6i_bWithSpace5"___resultrÕ
ZirZu32IndexrüZu8TmpBtyeMè
..\Middlewares\HIDOLibrary\Util\HIDO_Util.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\DuJian\Documents\L071\MDK-ARMZÄ|Ĉ->‡
HIDO_UtilByteToChar
ßZÄ|Ĥiu8ByteMÎ___resultß»
\..\Middlewares\HIDOLibrary\Util\HIDO_Util.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\DuJian\Documents\L071\MDK-ARMÅvÇ.int"´>Þ
‘
 HIDO_UtilParseFormat
rÅvÇìi_pu8Src¼Öi_u32SrcLenrÃh_pcFmt#È‘xV___resultru
YsArgPtrt‘XZnParseNum´°ZcSignßœZbReturn5ˆÐ,ÆŒÆXbNeg5‘LXbBeg5‘HXnResultr
SXpInt»
U
Xcß
P†ŒÆîÆXnResultr
SXpUint|Ç
UYcß
PÁîÆ"ÇXpDptr”Ç
PXpStart¼
UXnCountr
S
Ý"ÇtÇZppPtrªÇb0
..\Middlewares\HIDOLibrary\Util\HIDO_Util.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\DuJian\Documents\L071\MDK-ARM¦ÇÈÇ\0>²
` HIDO_UtilStrBufToInt
r¦ÇÈÇôi_pcStringBufÈ2i_u32BufLenr^__resultr
P 
Xu32Tempr
T4
..\Middlewares\HIDOLibrary\Util\HIDO_Util.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\DuJian\Documents\L071\MDK-ARM¾ÄÞÄÜ0>µ
R HIDO_UtilHexStrBufToInt
r¾ÄÞÄPi_pcStringBufȎi_u32BufLenrp^__resultr
P
Xu32Tempr
T
..\Middlewares\HIDOLibrary\Util\HIDO_Util.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\DuJian\Documents\L071\MDK-ARMÞÄüÄ\1>—
E HIDO_UtilHexStrToInt
rÞÄüĬi_pcStringÈÎ^__resultr
P
Xtempr
S 
..\Middlewares\HIDOLibrary\Util\HIDO_Util.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\DuJian\Documents\L071\MDK-ARMÈ\ÈÜ1>Ÿ
) HIDO_UtilStrToInt
rÈ\Èìi_pcStringÈ^__resultr
PF
Xtempr
UXxÈ
T
..\Middlewares\HIDOLibrary\Util\HIDO_Util.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\DuJian\Documents\L071\MDK-ARMŒÄ¾Ä|2>‚
 HIDO_UtilCharToHex
MŒÄ¾Ä,i_cChßB^__resultM
P0
`
..\Middlewares\HIDOLibrary\Util\HIDO_Util.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\DuJian\Documents\L071\MDK-ARMÈÇÈ3>à
HIDO_UtilStrSplit
»ÈÇÈ`i_pcSrcÈ"i_cSplitÈi_ppcDstÈði_u32DstSizerÒ___result»™
ZpcFindÈ¿Zu32Cntr¬ä..\Middlewares\HIDOLibrary\Util\HIDO_Timer.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\DuJian\Documents\L071\MDK-ARMˆÂà4?ã

yHIDO_TimerPoll
ˆÂÃ@Xir
Tô..\Middlewares\HIDOLibrary\Util\HIDO_Timer.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\DuJian\Documents\L071\MDK-ARM|‚ÂL5>ó

b HIDO_TimerGetTick
r|‚Â`^__resultr
P
Ø..\Middlewares\HIDOLibrary\Util\HIDO_Timer.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\DuJian\Documents\L071\MDK-ARM|Úô5?Ø

\HIDO_TimerTick
|ÚÃt
..\Middlewares\HIDOLibrary\Util\HIDO_Timer.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\DuJian\Documents\L071\MDK-ARMôÁ 6>‰
OHIDO_TimerCancel
»ôÁˆi_u32TimerIDr²___result»Ÿ
\
..\Middlewares\HIDOLibrary\Util\HIDO_Timer.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\DuJian\Documents\L071\MDK-ARM$Ãrä6>Û
>HIDO_TimerStart
»$ÃrÃÐi_u32TimerIDrRi_u8TypeM?iu32Tickr,i_fnTimerProcbKi_pPrivateDataj___result»ó
 
..\Middlewares\HIDOLibrary\Util\HIDO_Timer.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\DuJian\Documents\L071\MDK-ARMÂdÂ87>¢
HIDO_TimerCreate
»ÂdÂpi_pu32TimerIDlɶ___result»
Zu32NewTimerIDr£ü..\Middlewares\HIDOLibrary\Util\HIDO_Timer.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\DuJian\Documents\L071\MDK-ARMpg_u32TimerTickUÉ 
pg_u64TimerTick[É 
Yl_stTimerListaÉÀD 
..\Middlewares\HIDOLibrary\Util\HIDO_Lock.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\DuJian\Documents\L071\MDK-ARM¤ÃØÈ8?”
HIDO_UnLock
¤ÃØÃÔFñ
žÍ¦ÃªÃ
e·ÍdÇÍF“ÚÍÌÃÒÃ
&oñÍédÿÍ(
..\Middlewares\HIDOLibrary\Util\HIDO_Lock.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\DuJian\Documents\L071\MDK-ARMÈ¿ô¿X9?’
HIDO_Lock
È¿ô¿üFï
žÍÊ¿ο
e·ÍdÇÍF‘ÚÍÞ¿ä¿
oñÍdÿÍÄ..\Middlewares\HIDOLibrary\Util\HIDO_Lock.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\DuJian\Documents\L071\MDK-ARMYl_u32LockNestingšÏ T
..\Middlewares\HIDOLibrary\Util\HIDO_FSM.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\DuJian\Documents\L071\MDK-ARMܳ
´X<?Ó
þ
HIDO_FSMStartTimer
ܳ
´$i_u32TimerIDrÊi_u8TypeM¬iu32Tickri_pstStatMachine˜*oi_u32Eventr\XuDatar‘XH
..\Middlewares\HIDOLibrary\Util\HIDO_FSM.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\DuJian\Documents\L071\MDK-ARMx~¦~Ì<uvoid"³?È
‰ FSM_GeneralTimerProcx~¦~èi_pData¹
Xu32StateMachineIDr
VXu32StateMachineEventr
WX_pstStatMachine˜*
T,
..\Middlewares\HIDOLibrary\Util\HIDO_FSM.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\DuJian\Documents\L071\MDK-ARM̳ܳ`=>¬
Ò
HIDO_FSMRegisterDebugFunc
»̳ܳ(i_pstStatMachine˜*bi_fnDebugFuncë'O___result»<
€
..\Middlewares\HIDOLibrary\Util\HIDO_FSM.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\DuJian\Documents\L071\MDK-ARM\³³Ô=uvoid"³?
©
HIDO_FSMRegister
\³³€i_pstStatMachine˜*Zim_pstInitStatew*<i_pcNameÑÑi_ppcEventNameÙÑÿi_pPrivateData¹ëi_u16DbgFlag_×ZtTempStatew*Ĉ
..\Middlewares\HIDOLibrary\Util\HIDO_FSM.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\DuJian\Documents\L071\MDK-ARM´š´ˆ>uvoid"³?ˆ
8HIDO_FSMStateChange
´š´xi_pstStateMachine˜*îi_pstNewStatew*Ði_pData¹±XpstCurStatew*
W
XpstTempStatew*
TYpstPassStateÇÑ‘\ñd'
    YapstStateListf
‘Œ¤
..\Middlewares\HIDOLibrary\Util\HIDO_FSM.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\DuJian\Documents\L071\MDK-ARM:~x~d?>¦
œFSM_FindState»:~x~i_pstTargetStatew*âi_pstFindStatew*ÄipstPassStateListC*±ippstPassStateHeadáђ___result»F
ZpstTempStatew*ZpstPassStateHeadC*lZuPassStateListCntrYH
..\Middlewares\HIDOLibrary\Util\HIDO_FSM.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\DuJian\Documents\L071\MDK-ARM”²³@uvoid"³?Ç
`HIDO_FSMEventExecute
”²³ i_pstStateMachine˜*v iu32EventrX i_pArg¹9 XuErr»
W
Xm_pstTmpStatew*
VH
..\Middlewares\HIDOLibrary\Util\HIDO_FSM.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\DuJian\Documents\L071\MDK-ARM~:~¸@>Ç
"FSM_Debug»~:~” i_pstStateMachine˜*6!i_i32Level»!h_pcFmtåÑ‘xV___result»ò 
Yapt‘XZi32Res»!è..\Middlewares\HIDOLibrary\Util\HIDO_FSM.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\DuJian\Documents\L071\MDK-ARMYl_pstStatMachineList˜* Yl_u16StatMachineCount_ ¤
..\decadriver\deca_params_init.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMpchan_idx³ÒtI

ptx_configÂÒ|I

ppll2_configÖÒá 
prx_configßÒÿ 
pagc_configêÒ”I

pdwnsSFDlenðÒ
 
psftsh
ÓœI

pdtune1Ó¨I

pdigital_bb_config%Ó¬I

plde_replicaCoeff.ÓÌI


..\decadriver\deca_device.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM$<
z<
èC?ÿ

Çdwt_setrxtimeout
$<
z<
T!itimeI
v!Ytemp:
‘h(
..\decadriver\deca_device.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM®;
<
tDint>¨
˜dwt_rxenable
¼®;
<
”!idelayed¼æ!___result¼µ!
ZtempI
Ó!Ytemp1:
‘p4
..\decadriver\deca_device.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM<
=
Eint>µ
ßdwt_starttx
¼<
=
"imode:
&"^__result¼
PŒ

Xretval¼
UYtemp:
‘hYcheckTxOKI
ü..\decadriver\deca_device.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM<
<
àE?û

Êdwt_setdelayedtrxtime
<
<
D"istarttimeY
e"
..\decadriver\deca_device.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM\9
¤9
<F?ˆ
°dwt_forcetrxoff
\9
¤9
x"\stat‚NYtemp:
‘pXmaskY

T
..\decadriver\deca_device.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM$=
X=
´F?‹
Ýdwt_syncrxbufptrs
$=
X=
˜"Ybuff:
‘pŠD=
V=
Yhsrb:
‘tà..\decadriver\deca_device.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM49
Z9
$GIß
KÖ49
Z9
¸"ojÖÚ"duÖ
..\decadriver\deca_device.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM9
(9
œG?”
‡dwt_configuresleep
9
(9
ø"$I
modeiwake:
#ˆ:

Ybufý‘pà..\decadriver\deca_device.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM,9
49
H?à

æ dwt_entersleep
,9
49
8#Ø..\decadriver\deca_device.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMø*
+
dHIÙ
Öø*
+
X#bBÖ‘xø..\decadriver\deca_device.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMž;
®;
ÌH?ù

dwt_readrxtimestamp
ž;
®;
x#itimestamp)ԙ#
..\decadriver\deca_device.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMŒ;
ž;
(I?›
êdwt_readrxdata
Œ;
ž;
¬#ibuffer)Ôý#ilengthI
ê#irxBufferOffsetI
Ì#<
..\decadriver\deca_device.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMè=
>
„Iint>»
ºdwt_writetxfctrl
¼è=
>
$itxFrameLengthI
E$itxBufferOffsetI
2$^__result¼
P
Yreg32Y
D
..\decadriver\deca_device.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMÄ=
è=
èIint>Å
ˆdwt_writetxdata
¼Ä=
è=
X$itxFrameLengthI
É$itxFrameBytes)Ô¶$itxBufferOffsetI
˜$___result¼z$
ø..\decadriver\deca_device.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM€<
Ž<
dJ?ù

îdwt_settxantennadelay
€<
Ž<
Ü$itxDelayI
ý$ø..\decadriver\deca_device.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM<
<
ÀJ?ù

Ûdwt_setrxantennadelay
<
<
%irxDelayI
1%¸
..\decadriver\deca_device.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMô6
Î8
Kint>¹
«dwt_configure
¼ô6
Î8
D%iconfig#Ô+&^__result¼
PØ
ZnsSfd_result:
&ZuseDWnsSFD:
ë%Zchan:
Í%YregvalY
Zreg16I
¯%ZprfIndex:
†%Zbw:
f%žÌ7
(8
Ytemp:
‘h¸Ä7
Ì8
Ytemp:
‘h
..\decadriver\deca_device.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM +
J+
˜Lint?ƒ
ï_dwt_configlde
 +
J+
T&iprfIndex¼v&Yx:
‘p´
..\decadriver\deca_device.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM¬9
â:
Mint>¶

dwt_initialise
¼¬9
â:
”&iconfigI
Û&^__result¼
P´
Zpower_tempY
È&Ypower_inputY
Yplllockdetect:
‘hZotp_addrI
µ&Yldo_tuneY
ˆ8:
:
Yldok:
‘lŸ:
¸:
\regaI
µ´:
à:
\regY
,
..\decadriver\deca_device.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMD,
ˆ,
<N>®
ð
 
_dwt_otpread
Y
D,
ˆ,
'iaddressY
%'^__resultY

PB
’:

Ybuf
‘xYret_dataY

..\decadriver\deca_device.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM>
4>
°N?
³dwt_xtaltrim
>
4>
8'ivalue:
Z'Ywrite_buf:
‘p
..\decadriver\deca_device.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM,
D,
O?€
‹_dwt_loaducodefromrom
,
D,
x'ñ
:


Ywr_bufæ‘x
..\decadriver\deca_device.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMô:
;
ŒOI‚hÕô:
;
˜'oÕÍ'o›Õº'b©Õ
P$b¹Õ
TbÑÕ‘pbÜÕ
..\decadriver\deca_device.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM\+
,
øOint?
ë_dwt_enableclocks
\+
,
à'iclocks¼(ƒ:


Yregø‘p
..\decadriver\deca_device.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMn=
Œ=
ÔPIŒèÔn=
Œ=
 (oՑ(oÕ~(o(Õ`(b5Õ
PcCÕB(bIÕb\Õ‘p
..\decadriver\deca_device.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMX=
n=
HQIƒnÔX=
n=
¤(o’Ôí(o ÔÚ(o®ÔÇ(b»Ô
PbÉÔbÜÔ‘xh
..\decadriver\deca_device.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMŒ=
Ä=
¬Qint>é
àdwt_writetodevice
¼Œ=
Ä=
)irecordNumberI
Y)iindexI
F)ilengthY
3)ibuffer)Ô )^__result¼
P6
Ñ:

YheaderF
‘pYcnt¼Ø..\decadriver\deca_device.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMH;
T;
DRIØ
AÔH;
T;
l)b]Ô
P
l
..\decadriver\deca_device.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM ;
H;
 Rint>ë
î
dwt_read32bitoffsetreg
Y
 ;
H;
Œ)iregFileID¼ñ)iregOffset¼Þ)^__resultY

P&
ZregvalY
À)Zj¼­)Ð:

YbufferE
‘pYresult¼h
..\decadriver\deca_device.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMT;
Œ;
 Sint>ê
«dwt_readfromdevice
¼T;
Œ;
*irecordNumberI
]*iindexI
J*ilengthY
7*ibuffer)Ô$*^__result¼
P6
Ò:

YheaderG
‘pYcnt¼ø..\decadriver\deca_device.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMpUID_ERROR:

Ydw1000localÔ„D pmodule_power:
à 
Ü..\radio\sx126x-board.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMâíäí T?Ü

ô
SX126xAntSwOff
âíäíp*Ü..\radio\sx126x-board.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMäíæíìT?Û

ï
SX126xAntSwOn
äíæí„*
..\radio\sx126x-board.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM°î´î8U>…
á
    SX126xGetPaSelect
:
°î´î˜*$Y
channel^__result:

P
ð..\radio\sx126x-board.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMèóòóˆU?ð

Ü
SX126xSetRfTxPower
èóòó¬*ipowerÿÍ*(
..\radio\sx126x-board.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMèï:ðàU?§
É
SX126xReadBuffer
èï:ðà*ioffset:
R+ibufferjÙ4+isize:
+¦èï8ðZiI
+(
..\radio\sx126x-board.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMö^öpV?¨
·
SX126xWriteBuffer
ö^öp+ioffset:
â+ibufferjÙÄ+isize:
¦+§ö\öZiI
“+
..\radio\sx126x-board.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMð ðüV>˜
°
    SX126xReadRegister
:
ð ð,iaddressI
!,^__result:

P
Ydata:
‘x,
..\radio\sx126x-board.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM ðøðXW?«
œ
SX126xReadRegisters
 ðøð4,iaddressI
¦,ibufferjو,isizeI
j,ª ðöðZiI
W,
..\radio\sx126x-board.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM°ö¼öìW?‚
—
SX126xWriteRegister
°ö¼öÄ,iaddressI
å,hvalue:
‘t,
..\radio\sx126x-board.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM¼ö÷DX?¬
‚
SX126xWriteRegisters
¼ö÷ø,iaddressI
j-ibufferjÙL-isizeI
.-«¼ö
÷ZiI
-(
..\radio\sx126x-board.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM@ðŒðÔX?¨
pSX126xReadCommand
@ðŒðˆ-icommandYú-ibufferjÙÜ-isizeI
¾-§@ðŠðZiI
«-(
..\radio\sx126x-board.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMdöªö`Y?¨
ZSX126xWriteCommand
döªö.icommandYv.ibufferjÙX.isizeI
:.§dö¨öXiI

T&Ø..\radio\sx126x-board.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMàõöìY?Ù

MSX126xWakeup
àõö”.Ì..\radio\sx126x-board.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMÄõÚõXZIÌ
BÙÄõÚõ´.Ø..\radio\sx126x-board.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMüð*ñ´Z?Ø

>SX126xReset
üð*ñÔ.ä..\radio\sx126x-board.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM¬
Î
[Iå
ÿج
Î
ô.nÙ‘xb$Ù
P b4Ù‘tÌ..\radio\sx126x-board.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM÷4÷€[IÌ
éØ÷4÷ /
..\radio\sx126x.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM|îî”\?€
ÅSX126xClearIrqStatus
|îî@/iirqI
a/ô
:


Ybufé‘x$
..\radio\sx126x.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM´î,ïè\?£
–SX126xGetPacketStatus
´î,ït/ipktStatusCڗ/û
:

Ystatusð‘pF¢ÛÂîÆî
œe3Û
..\radio\sx126x.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMhï€ï”]>“
ùSX126xGetRssiInst
ÿhï€ïÀ/^__resultÿ
P
û
:

Ybufð‘xYrssiÿ(
..\radio\sx126x.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM@ñTñè]?¨
æSX126xSetBufferBaseAddress
@ñTñà/itxBaseAddress:
0irxBaseAddress:
0œ:


Ybuf
‘x(
..\radio\sx126x.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM°òNó<^?§
œSX126xSetPacketParams
°òNó(0ipacketParams=Ú{0Zn:
]0ZcrcVal:
J0›:

Ybuf
‘h(
..\radio\sx126x.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMøñŒò _?¨
ïSX126xSetModulationParams
øñŒò¤0imodulationParams7ÚÆ0\n:
\tempValY
œ:

Ybuf
‘h
..\radio\sx126x.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMõŠõÔ_?’
ÅSX126xSetTxParams
õŠõä0ipowerÿ#1irampTimeW1†:


Ybufû‘hÌ..\radio\sx126x.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMdózóœ`IÎ
™ÜdózóL1n¶Ü‘x
..\radio\sx126x.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMœóÞóð`?•
¦SX126xSetRfFrequency
œóÞól1ifrequencyY
¢1ú
:

Ybufï‘pZfreqY
1
..\radio\sx126x.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMî¤îta>Ž

SX126xGetIrqStatus
I
î¤îÀ1^__resultI

P
ü
:


YirqStatusñ‘x<
..\radio\sx126x.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMÂñêñÈa?¾
þSX126xSetDioIrqParams
Âñêñà1iirqMaskI
92idio1MaskI
&2idio2MaskI
2idio3MaskI
2²:

Ybuf'
‘hô..\radio\sx126x.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM˜ò°ò0bIó
0ܘò°òL2oKÜ¥2o]ܒ2oiÜ2oyÜl2bÜ‘p
..\radio\sx126x.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMèíFîˆb?…
ÎSX126xCalibrateImage
èíFî¸2ifreqY
Ù2õ
:


YcalFreqê‘xì..\radio\sx126x.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMŽóœó0c?ì

ÄSX126xSetRegulatorMode
Žóœóì2hmodeÞV‘xô..\radio\sx126x.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMêñøñ€c?ô

¿SX126xSetLoRaSymbNumTimeout
êñøñ3hSymbNum:
‘x
..\radio\sx126x.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM¼ôÊôÐc
_Bool?ƒ
ºSX126xSetStopRxTimerOnPreambleDetect
¼ôÊô,3henable²‘xà..\radio\sx126x.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMõõ d?á

°SX126xSetTxContinuousWave
õõL3Ô..\radio\sx126x.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMTñhñpd?Ô

ªSX126xSetCad
Tñhñl3
..\radio\sx126x.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMLôvôÄd?—
œSX126xSetRxDutyCycle
LôvôŒ3irxTimeY
Á3isleepTimeY
®3‹:

Ybuf
‘p
..\radio\sx126x.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMôBô,e?‚
ŽSX126xSetRxBoosted
ôBôÔ3itimeoutY
ö3ö
:

Ybufë‘pì..\radio\sx126x.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM|ô”ôe?ë

Û
SX126xSetSleep
|ô”ô4hsleepConfig¯Y‘xØ..\radio\sx126x.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMôóôèeIØ
ùÛôóô44oÜU4b'Ü‘xü..\radio\sx126x.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMõÀõHf?ü

¹
SX126xSetWhiteningSeed
õÀõh4iseedI
Š4\regValue:
Ø..\radio\sx126x.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMlñˆñ¼fIØ
´Ûlñˆñ¨4oÔÛÉ4bðÛ‘xØ..\radio\sx126x.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMñ¬ñ gIØ
{ېñ¬ñÜ4o•Ûý4b«Û‘x
..\radio\sx126x.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMÊôÜô„g>„

    SX126xSetSyncWord
:
ÊôÜô5isyncWord1Ú15^__result:

P

..\radio\sx126x.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM0ñ@ñÜg?Œ
‰
SX126xSendPayload
0ñ@ñD5ipayload1ڕ5isize:
‚5itimeoutY
d5Ø..\radio\sx126x.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMÜôúô4hIØ
DÛÜôúô¨5oYÛÉ5brÛ‘x0
..\radio\sx126x.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM<ïhï”h>²
|    SX126xGetPayload
:
<ïhïÜ5ibuffer1ÚV6isize1Ú86imaxSize:
6___result:
ü5
Yoffset:
‘hH
..\radio\sx126x.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM€ïºïi?È
ƒSX126xGetRxBufferStatus
€ïºït6ipayloadLength1Ú²6irxStartBufferPointer1ڔ6 :


Ystatus
‘pFÇېï”ï
‹e3ÛÌ..\radio\sx126x.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM0ï6ï€iIÎ
Û0ï6ïÐ6b3Û
PØ..\radio\sx126x.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM€óŽóÌiIØ
àڀóŽóä6oùÚ7oÛ7ô..\radio\sx126x.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM\îxî j?õ

lSX126xCheckDeviceReady
\îxî,7Fô
«Ú^îbî
neÏÚÌ..\radio\sx126x.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM¤îªîŒjIÎ
«Ú¤îªîL7bÏÚ
PÜ..\radio\sx126x.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMÄïâïØj?Þ

TSX126xInit
Äïâï`7$+ÚdioIrqÌ..\radio\sx126x.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM˜ô¸ô<kIÎ
|ژô¸ô€7n–Ú‘xÌ..\radio\sx126x.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM´ñÂñ¬kIÎ
IÚ´ñÂñ 7nnÚ‘x
..\radio\sx126x.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM
_BoolYImageCalibrated¦Ø YOperatingMode¤VÙ YPacketTypeûVÚ pFrequencyErrorÝÜ 

..\radio\radio.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMÀà˜á´m?Ž
¬RadioIrqProcess
Àà˜áÀ7Ðà˜áZirqRegsI
á7Œøà˜áYsize:
‘hð..\radio\radio.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMràvàÀn>ñ

’
RadioGetWakeupTime
Y
ràvàô7^__resultY

P
ü..\radio\radio.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMÐâòâo?ý

îRadioSetMaxPayloadLength
Ðâòâ8imodemŠp=8imax:
*8
..\radio\radio.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMââ„o?…
ßRadioReadBuffer
ââP8iaddrI
™8ibuffer@ކ8isize:
s8
..\radio\radio.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMèèÔo?†
ÚRadioWriteBuffer
èè¬8iaddrI
õ8ibuffer@Þâ8isize:
Ï8ø..\radio\radio.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMââ$p>÷

Õ    RadioRead
:
ââ9iaddrI
)9^__result:

P
ð..\radio\radio.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMøçètp?ï

ÐRadioWrite
øçè<9iaddrI
q9idata:
^9ô..\radio\radio.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMâ$âÄp>ô

Ë    RadioRssi
 
â$â„9$Špmodem^__result 

P

..\radio\radio.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM,æ@æq?‰
ÁRadioSetTxContinuousWave
,æ@æ¤9ifreqY
å9ipowerÿÇ9$I
timeÔ..\radio\radio.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMjæræpq?Ô

·RadioStartCad
jæræø9
..\radio\radio.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMôäüäÀq?ÿ

²RadioSetRxDutyCycle
ôäüä:irxTimeY
M:isleepTimeY
::è..\radio\radio.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMXâ|âr?ç

 RadioRxBoosted
Xâ|â`:itimeoutY
‚:ð..\radio\radio.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMˆâ¾âxr?ð

èRadioSend
ˆâ¾â :ibuffer@ÞÞ:isize:
À:˜
..\radio\radio.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMtæØçôrdouble>š
À
RadioTimeOnAir
Y
tæØçü:imodemŠpÚ;ipktLen:
»;^__resultY

Pà
ZairTimeY
¨;™†æÔçZts±;ZtPreamble±S;Ztmp±5;YnPayload±P“Q“YtPayload±P“Q“YtOnAir±P“Q“
..\radio\radio.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMà ààs
_Bool>‰
»RadioCheckRfFrequency
±à àø;$Y
frequency^__result±
P
è
..\radio\radio.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMüäæ(t
_Bool?ç
ßRadioSetTxConfig
üäæ<imodemŠp;=ipowerÿN=ifdevY
†=ibandwidthY
š=idatarateY
G<icoderate:
e<ipreambleLenI
…<ifixLen±£<icrcOn±Ã<$±freqHopOn$:
hopPeriodiiqInverted±ã<itimeoutY
=FÒ­ÞZå`å
 Fæ­Þäåêå
± ô
..\radio\radio.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMdãÐä”u
_Bool?õ
ðRadioSetRxConfig
dãÐä¸=imodemŠpÄ>ibandwidthY
×>idatarateY
ë>icoderate:
?$Y
bandwidthAfcipreambleLenI
>isymbTimeoutI
>ifixLen±>>ipayloadLen:
^>icrcOn±q>$±freqHopOn$:
hopPeriodiiqInverted±‘>irxContinuous±±>Fô­Þää
Ÿ Ä..\radio\radio.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM`æjæ wIÅ
­Þ`æjæ(?
..\radio\radio.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMØáâpw>ƒ
Ö
RadioRandom
Y
ØáâH?^__resultY

P2
Xi:

TZrndY
j?h
..\radio\radio.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM¨áÌáèw
_Bool>è
¶RadioIsChannelFree
±¨áÌáˆ?imodemŠpÉ?ifreqY
«?$ 
rssiThresh$Y
maxCarrierSenseTime^__result±
P"
Xstatus±
UFçFÞ´á¸á
¾n_ÞÌ..\radio\radio.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM$âHâTxIÎ
Þ$âHâÜ?ožÞþ?Ì..\radio\radio.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM@æ`æ¼xIÎ
kÞ@æ`æ@bÞ‘xÌ..\radio\radio.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMÈâÐâyIÎ
FÞÈâÐâ<@o_Þ]@ä..\radio\radio.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMüâ&ãhy?ä

šRadioSetModem
üâ&ãp@imodemŠp‘@ô..\radio\radio.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM,ã`ãèy
_Bool?ô

ÿRadioSetPublicNetwork
,ã`ã¤@ienable±Æ@ì..\radio\radio.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMTàrà`z>î

‹RadioGetStatus
ŸpTàràä@___resultŸpA
à..\radio\radio.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMxà²àÈz?á

øRadioInit
xà²à0AieventsàtQAÔ..\radio\radio.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMÌáÔá4{?Ô

§RadioOnDioIrq
ÌáÔádA
..\radio\radio.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM àPà€{>œ
äRadioGetFskBandwidthRegValue:
 àPàxAibandwidthY
ÖA___result:
šA
Zi:
¸A..\radio\radio.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM
_BoolpRadioÞTH

pBandwidthsÞÀH

pFskBandwidths
ÞÄH

pMaxPayloadLength:
0 
pRxContinuous¥1 
pIrqFired¥2 
YRadioPublicNetworkãÝ3 pTxTimeoutY
8 
pRxTimeoutY
< 
YRadioEventsàt@ YRadioLoRaSymbTime+ÞH pRadioPktStatushY4C 
pRadioRxPayload4ÞHC 
pSX126xÚYHD 
Ì..\radio\Lora.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMœÏÐÏÜ~?Î

ù
LoraInit
œÏÐÏôAÐ..\radio\Lora.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM`Ù€ÙH?Ï

Ú
OnRxError
`Ù€ÙBÐ..\radio\Lora.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMˆÙ¨Ù ?Ñ

Î
OnRxTimeout
ˆÙ¨Ù4BÐ..\radio\Lora.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMÄÙÞÙø?Ñ

Ç
OnTxTimeout
ÄÙÞÙTB
..\radio\Lora.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM¤ 

L€?„
ã
SwitchLoraSettings
¤ 

tBifreqY
íBisf:
ÏBipower:
°B
..\radio\Lora.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMÙPÙȀ?Œ
·
OnRxDone
ÙPÙCipayload8áqCisizeI
^Cirssi 
@Cisnrÿ"CÌ..\radio\Lora.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM°ÙÀÙL?Í

yOnTxDone
°ÙÀÙ„Cx..\radio\Lora.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMpRxDutyCycle_RX_timeY

pRxDutyCycle_SLEEP_timeY

pLora_status:

pRssiValueÿ* 
pSnrValueÿ+ 
pBufferSizeI
, 
pfreq_testI
. 
pStateć
pflag_writepara_needreset:

pwg_lost_countY

ppower_and_key:

YRadioEventswâB pRX_Bufferýß4B 
pLora_rece_errorI

plora_yingda_numI

pcrc_valueI

pTX_Bufferñß
plora_chongfuyingda_flag:

pLora_rx_open_flag:

plora_zhuangtaiY

pcurrent_countI

pcurrent_timeI

pstart_timeI

pend_timeI

plora_seq_nb2åv
pBeepchixutimeI

pxiafayuyin_dataÕà
pyuyin_sendflag:

pyuyinzidongguan_time:

pyuyin_no_sleep_flag:

pno_rx_flag:

prec_index:

prec_valueI

prec_delaytimeI

prx_countI

ptarget_count 

ptm:

ô..\radio\delay.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM̌⌠?ö

HAL_Delay_nMS
̌⌤CiDelayY
ÆCXtickstartY

T
è..\radio\delay.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARML{Z{ø?ç

Delay_Ms
L{Z{äCidelayY
DYiY
è..\radio\delay.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMZ{æ{P‚?é

Delay_Us
Z{æ{DidelayY
-DXiY

Q8
..\APL\lis3dh_driver.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMȄ>º
È
LIS3DH_SetMode
¹y@Dimd[{~D___result¹y`D
YODR_old_value:
  Yvalue:
‘pYvalue2:
‘tÜ..\APL\lis3dh_driver.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMdÍÆÍŒ…?Ü

PLIS3DH_Data_Init
dÍÆÍœDä..\APL\lis3dh_driver.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM^ÎhΆIå
Pé^ÎhμDonéñDo~éÞDb‰é
P
..\APL\lis3dh_driver.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM*Î^Ît†?Š
ãLIS3DH_WriteOneByte
*Î^ÎEiWriteAddrI
BEiDataToWrite:
$EÜ..\APL\lis3dh_driver.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMÐÍâÍì†IÜ
éÐÍâÍ`Eo7éEb?é
Pä..\APL\lis3dh_driver.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMÎ*ÎD‡Iå
ÕèÎ*ΔEoòèÕEoüè·Ebé
P
..\APL\lis3dh_driver.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMâÍÎœ‡>˜
Ñ    LIS3DH_ReadOneByte
:
âÍÎèEiReadAddrI

F^__result:

P8
Xtemp:

T2Ø..\APL\lis3dh_driver.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM\˔ˈ?×

Ó
IIC2_Start
\Ë”Ë(Fô..\APL\lis3dh_driver.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMøÊVË|ˆ?ô

¡IIC2_Send_Byte
øÊVËHFitxd:
jFXt:

T
..\APL\lis3dh_driver.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMÜË2̉>‡
ð
    IIC2_Wait_Ack
:
ÜË2̈F___result:
¨F
ZucErrTime:
ÆF(
..\APL\lis3dh_driver.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM”Êòʬ‰
unsigned char>ª
º    IIC2_Read_Byte
:
”ÊòÊäFiack·-G___result:
G
Zi·GXreceive·
TÔ..\APL\lis3dh_driver.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMPÊŽÊPŠ?Ö

‘IIC2_NAck
PÊŽÊLGÔ..\APL\lis3dh_driver.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMÊJʼŠ?Õ

†IIC2_Ack
ÊJÊlGÔ..\APL\lis3dh_driver.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM˜ËØË(‹?Ö

ß
IIC2_Stop
˜ËØËŒGð..\APL\lis3dh_driver.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMf6
ò6
˜‹?ð

4delay_us
f6
ò6
¬GinTimerY
ÁGXiY

Q
..\APL\lis3dh_driver.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMplisidtemp:
! 
plisid:
" 
plis2dhdata1z$ 
presponse:

è..\APL\Shell.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM ü.üL>ç

ƒShell_Init
c" ü.üÔG^__resultc"
P

..\APL\Shell.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARML
P
œ>ˆ
þShell_TTSPlayc"L
P
ôG$c"_i32Argc$sê_ppcArgv^__resultc"
P

..\APL\Shell.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMTøXøä>Œ
ùShell_AudioVolumec"TøXøH$c"_i32Argc$sê_ppcArgv^__resultc"
P

..\APL\Shell.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM¤üÎü,>‰
ïShell_LogCleanc"¤üÎüH$c"_i32Argc$sê_ppcArgv^__resultc"
P(

..\APL\Shell.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMØüý€>ž
ÐShell_LogPrintc"Øüý<Hi_i32Argcc"}H$sê_ppcArgv___resultc"_H
\i32Resultc"
..\APL\Shell.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM4üˆüè>‰
ÁShell_Logc"4üˆüHi_i32Argcc"ÑH$sê_ppcArgv___resultc"³H

..\APL\Shell.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM,ý0ý`‘>Š
¹Shell_LogUploadc",ý0ýäH$c"_i32Argc$sê_ppcArgv^__resultc"
P

..\APL\Shell.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM0ý2ý¨‘>ƒ
¢Shell_OTAc"0ý2ýøH$c"_i32Argc$sê_ppcArgv]__resultc"
P
<
..\APL\Shell.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMÀþjÿì‘>½
‹Shell_SetDataRatec"ÀþjÿIi_i32Argcc"}Ii_ppcArgvsê_I^__resultc"
P¨

Zdatarate1c"AIZdatarate2c".I(
..\APL\Shell.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMˆúöú”’>ª
ûShell_GPSBaudRatec"ˆúöúIi_i32Argcc"áIi_ppcArgvsêÃI^__resultc"
Pl
Zi32BaudRatec"°I$
..\APL\Shell.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM„ÿâÿ“>¥
íShell_SetGpsUpdateTimec"„ÿâÿôIi_i32Argcc"5Ji_ppcArgvsêJ^__resultc"
P\
Ytempc"$
..\APL\Shell.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMødù˜“>£
ÎShell_DBGModec"ødùHJi_i32Argcc"­Ji_ppcArgvsêJ___resultc"iJ
Zi32Modec"|J0
..\APL\Shell.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMü

´
L”>°
ªShell_SetRTCMTCPInfoc"ü

´
ÀJi_i32Argcc")Ki_ppcArgvsêK___resultc"âJ
¢õ!
Yau8IP
‘h(
..\APL\Shell.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMüÿœ
•>§
‘Shell_SetNtripc"üÿœ
<Ki_i32Argcc"™Ki_ppcArgvsê{K___resultc"]K
ϛ!
\au8IP
$
..\APL\Shell.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM¸
N

¨•>¦
úShell_SetQXWZc"¸
N

¬Ki_i32Argcc"    Li_ppcArgvsêëK___resultc"ÍK
›õ!
\au8IP
,
..\APL\Shell.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM$
`
@–>¬
íShell_Set_Chaichugps_Sc"$
`
L$c"_i32Argci_ppcArgvsê=L^__resultc"
P:
Ytemp2Y
\hexY
$
..\APL\Shell.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMl
¨
¤–>¥
àShell_Set_Gps_Sc"l
¨
PL$c"_i32Argci_ppcArgvsêqL^__resultc"
P:
Ytemp2Y
\hexY
0
..\APL\Shell.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMÈ
€
—>¯
½Shell_SetServerInfoc"È
€
„Li_i32Argcc"íLi_ppcArgvsêÄL___resultc"¦L
¡õ!
Yau8IP
‘h$
..\APL\Shell.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMxùêùė>¥
¯Shell_DEVIDc"xùêùM$c"_i32Argci_ppcArgvsê5M^__resultc"
Pp
Ztemp2Y
"MYhexY
$
..\APL\Shell.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMÐ
N
,˜>£
šShell_TCPClosec"Ð
N
HMi_i32Argcc"™Mi_ppcArgvsê{M___resultc"hM
Yi32SockIDc"0
..\APL\Shell.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM¨
6
¸˜>°
„Shell_TCPSendc"¨
6
¬Mi_i32Argcc"ýMi_ppcArgvsêßM___resultc"ÌM
Yi32SockIDc"YpcDatamêL
..\APL\Shell.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMd
ò
L™>Î
íShell_TCPConnectc"d
ò
Ni_i32Argcc"aNi_ppcArgvsêCN___resultc"0N
Yi32SockIDc"YpcRemoteAddrmêYu16RemotePort" 
..\APL\Shell.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM
ˆ
ܙ>¡
ÜShell_TCPCreatec"
ˆ
tN$c"_i32Argc$sê_ppcArgv___resultc"•N
Yi32NewSockIDc"‘p
..\APL\Shell.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM¸
Â
Xš?Š
×Shell_SocketEventProc¸
Â
¨N$c"_i32SockIDi_eEventÝìÉN$#_pData
..\APL\Shell.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMøJø¤š>
ÉShell_ATCmdc"øJøÜNi_i32Argcc"%Oi_ppcArgvsêO___resultc"ÿN
 
..\APL\Shell.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMT
¦
›>¡
¿Shell_Updatec"T
¦
8O$c"_i32Argc$sê_ppcArgv^__resultc"
PP
YtmpI
‘p\resultI

..\APL\Shell.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMlýœýt›>‰
·Shell_PowerOffc"lýœýXO$c"_i32Argc$sê_ppcArgv^__resultc"
P.

..\APL\Shell.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM¤ýÔý̛>ˆ
¯Shell_PowerOnc"¤ýÔýxO$c"_i32Argc$sê_ppcArgv^__resultc"
P.

..\APL\Shell.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM4ýdý$œ>
§Shell_OpenWirelessc"4ýdý˜O$c"_i32Argc$sê_ppcArgv^__resultc"
P.

..\APL\Shell.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMXøˆø|œ>Ž
ŸShell_CloseWirelessc"Xøˆø¸O$c"_i32Argc$sê_ppcArgv^__resultc"
P.

..\APL\Shell.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMû´ûԜ>†
ŒShell_Infoc"û´ûØO$c"_i32Argc$sê_ppcArgv^__resultc"
P¢


..\APL\Shell.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMüù0ú@>Ž
€Shell_DebugOffc"üù0úøOi_i32Argcc"9P$sê_ppcArgv___resultc"P

..\APL\Shell.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMDúxú¨>
ô
Shell_DebugOnc"DúxúLPi_i32Argcc"P$sê_ppcArgv___resultc"oP

..\APL\Shell.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMTþXþž>‡
ï
Shell_RTCGetc"TþXþ P$c"_i32Argc$sê_ppcArgv^__resultc"
P

..\APL\Shell.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMÜý0þXž>Ž
á
Shell_RTCAlarmc"Üý0þ´Pi_i32Argcc"õP$sê_ppcArgv___resultc"×P

..\APL\Shell.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMXþŒþО>Œ
Ä
Shell_RTCSetc"XþŒþQi_i32Argcc"IQ$sê_ppcArgv___resultc"+Q

..\APL\Shell.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM´þ¾þ8Ÿ>‡
½
Shell_Rebootc"´þ¾þ\Q$c"_i32Argc$sê_ppcArgv^__resultc"
P

..\APL\Shell.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM´
¸
ˆŸ>†
·
Shell_Sleepc"´
¸
|Q$c"_i32Argc$sê_ppcArgv^__resultc"
P

..\APL\Shell.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMP
T
П>…
°
Shell_Testc"P
T
Q$c"_i32Argc$sê_ppcArgv^__resultc"
P
,
..\APL\Shell.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMl

è

 >­
–
Shell_SetRTCMModec"l

è

¤Qi_i32Argcc"
Ri_ppcArgvsêãQ___resultc"ÅQ
Ÿõ!

Yau8IP
‘h,
..\APL\Shell.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM”

¬ >­
|Shell_SetUWBEnablec"”

Ri_i32Argcc"qRi_ppcArgvsêSR___resultc"5R
Ÿõ!

Yau8IP
‘hÀ..\APL\Shell.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMYl_astShellCmdListdêG
Ü
..\APL\serial_at_cmd_app.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM<'
D(
\£int?Û
[UsartParseDataHandler
<'
D(
„Ridata:
ºRYusart_receive_stateÅ÷ Ypack_datalen:
 Ypack_length:
 Ypack_index:
 Ypack_msgtype:
 Ypack_cmd:
 Yindex:
 \checksumI
Ç<'
B(
Zi»§RFÚýõÊ'
Ü'

{
..\APL\serial_at_cmd_app.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMÀ&
('
¥?—
2UpdateProcess
À&
('
ØRiindex:
S–Ä&
('
ZresultY
ûRYtmpI
‘hP
..\APL\serial_at_cmd_app.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMD÷¸÷Ð¥int?Ï
SendComMap
D÷¸÷,Sidata_length:
rSiindex:
_S‘:

cYsend_frame
´A YchecksumI
‘hÎD÷¶÷Zi»LSà..\APL\serial_at_cmd_app.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMpmUsartReceivePackî÷PA 
ppwtag³ø
Ô..\APL\WS2812.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMøøÀ¦?Ö

¡Set4LEDColor_Off
øøS 
..\APL\WS2812.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMÄ÷ú÷§?Ÿ
cSet4LEDColor
Ä÷ú÷°SifirstledY
*TisecondledY
TithirdledY
îSifourthledY
ÐSÄ..\APL\WS2812.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMüÜÝx§IÄ
%ûüÜÝHTÜ..\APL\WS2812.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMÝRÝ̧?Ý

NRGB_Set
ÝRÝhTiG8R8B8Y
ŠTÐ..\APL\WS2812.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM¨Þßh¨?Ð

}RGB_Set_RED
¨ÞߨTÔ..\APL\WS2812.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMàÝDÞ©?Ó

ž
RGB_Set_GREEN
àÝDÞÈTÐ..\APL\WS2812.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMXݼÝÈ©?Ò

¿
RGB_Set_BLUE
XݼÝèTÔ..\APL\WS2812.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMDߨßtª?Ó

à
RGB_Set_WHITE
DߨßUÔ..\APL\WS2812.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMDÞ¨Þ «?Ô

RGB_Set_LEDOFF
DÞ¨Þ(UÄ..\APL\WS2812.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM¼ÝÜÝÌ«IÄ
û¼ÝÜÝHUÐ..\APL\WS2812.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMß>ß,¬?Ï

RGB_Set_Up
ß>ß\UÔ..\APL\WS2812.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMDB
PB
¬IÕ
èúDB
PB
pUoùú…Ubû
Qì..\APL\dw_driver.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMèTèd­?í

Reset_DW1000
èTè˜UYGPIO_InitStruct¹‘XØ..\APL\dw_driver.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMX6
f6
à­I×
çûX6
f6
ÐUoøûñUbüä..\APL\dw_mbx_tag.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMÜA
úA
¨®Iã
wýÜA
úA
VoýbVoœý9Vc£ý&V˜
..\APL\dw_mbx_tag.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM¤Õ4×¯float?š
‰
MbxTagUwbRec
¤Õ4×€V\send_lenåvZiåv VYtempidØv‘h\rec_syncidY
Zstatus_regY
¾V\checksumI
\kk:
™ Ö2×\tag_recv_intervalI
\temp_tagpos´˜^Ö ×\target_tagi:

..\APL\dw_mbx_tag.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMìxyœ°>‡
{
CmpTagInList
I
ìxyÜVhtagidI
‘h^__resultI

P&
XiI

T\
..\APL\dw_mbx_tag.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMdwŠx±>Û
3    Anchor_RecNearPoll
:
dwŠxüViancrec_nearbasepos:
]W^__result:

P¢
Zmotorstate:
IWFÚýŠw¤w
;eAýb\ý‘X&bgý““&cpý6W¬..\APL\dw_mbx_tag.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMdoublefloatpwg_state˜ÿ
plora_jianting_flagåv
psendcount 

pheatbeat_countI

Yframe_lenåvØ YtimeoutåvÙ YresultåvÚ Yrec_nearbase_numåvÛ Yframe_seq_nb2åvÜ YbattaryåvÝ YbuttonåvÞ Yuwb_losttimeråvß Ytaglist_posåvà ptaglist_numåvá 
preport_ancnum:
â 
Ycurrent_timeI
ä Ystart_timeI
æ Yend_timeI
è Yanc_id_recvØvê Ytag_id_recvØvì Ystatus_regY
ð Yresp_tx_timeY
ô ptemp231Y
ø 
puwbdezhuangtaiY
ü 
ppclk1Y
 
Ypoll_rx_tsi
 Yresp_tx_tsi
 Yrx_bufferªýh= Ysend_buffer¶ý0> Yrec_ancidlistýýø> Yrec_ancdistlistþ*? Ytagofflinetimeþ\? ptagid_listþŽ? 
ptagdist_list)þò? 
ptagbat_list4þV@ 
preport_ancdist?þˆ@ 
preport_ancidJþì@ 
plora_sendbuffer”þ
pseq_numåv
pwg_report_freqI

pwg_report_idI

pgps_stateåv
pgps_chafenlingqiåv
pgps_satel_numåv
pgps_signalpoweråv
pgps_jingdu¨
pgps_weidu¨
pgps_height²
ptp1 

pbar_height 

pflag_getwgrespåv
pintheight 

ì..\APL\dw_app.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM$"
P"
$³?î

Ž
UWB_Wkup
$"
P"
|Wí
D"
J"
\iderror_countåv
..\APL\dw_app.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMÐxêx³>œ
z
Checksum_u16
I
ÐxêxœWipdata‡
ÑWilenY
¾W^__resultI

P
\sumI
XiY

R
Ð..\APL\dw_app.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMè{|ø³?Ð

^Dw1000_Init
è{|äW4
..\APL\dw_app.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMpidËvÈ 
Yconfig}

Ì puwbidY

pusart_sendg

ptag_time_recv\

pbattaryåv
pbuttonåv
Ü..\APL\App.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMLÓlՐ·?Þ

§Main_Poll
LÓlÕX\uwbchecksumØvü..\APL\App.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM(
$)
ü¹?û

Uwb_Zubao_Poll
(
$)
$XZstate_flagI
EXYuwbchecksumØv‘h
..\APL\App.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARML 
” 
º?€
üStop_Mode_chulelora_Poll
L 
” 
XXÿ
X 
 
YGPIO_InitStruct¹‘hô..\APL\App.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMè
6 
»?ö

êStop_Mode_Poll
è
6 
Xõ
ô
2 
YGPIO_InitStruct¹‘hô..\APL\App.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM€Ú¨Û¤»float?õ

á
Program_Init
€Ú¨ÛÈX\temp­\temp2I
\iI
ä..\APL\App.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMìÙVÚä¼?ä

Â
PowerLedTask
ìÙVÚèX\powerled_stateåvÌ..\APL\App.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM8Ìb̈½?Ë

½IdleTask
8ÌbÌYD
..\APL\App.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM˜ÌÍø½
char?Ã
YLBSLocationCallback˜ÌÍ(Yi_pstLBSLocation¨
aY$#_pArg‹­
YLBS_dLon
‘X¤­
YLBS_dLat
‘hYu32Len"
..\APL\App.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM¸ÉÊh¾?Š
EHexToAsciiSendUDP
¸ÉÊtYidata5

ÇYilenåv©YXiåv
TZtempåv–Yü
..\APL\App.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMppower_stateåvô
 
pchargeonåvõ
 
pimu_enable:
ö
 
pGPS_successful_flag:
÷
 
pfangchai_flag:
ø
 
pfangchai_state:
ù
 
ponly_one_flag:
ú
 
ponly_one_flag1:
û
 
ptagseqI
ü
 
puwb_send,
þ
 
pLBS_dataÛ
b 
psenddata¾
 < 
pGPS_dataH    
= 
pqidong_timeI

Ø..\APL\global_param.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM¸@
fA
À¿?Ù

parameter_init
¸@
fA
ðY
..\APL\global_param.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMB
<B
¬À>…

save_com_map_to_flash
Y
B
<B
Z^__resultY

P6
\resultY
Ô..\APL\global_param.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMpswnameö

pg_com_mapÿ
 8 
ð..\APL\UDPClient.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM 
 
ŒÃ>ï

ÅUDPClient_Init
ç– 
 
0Z^__resultç–
P
x
..\APL\UDPClient.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM¤!
ê!
àÃ>÷
‚UDPClient_Uploadhex
疤!
ê!
PZi_pcGGAÇ
‘Ziu32LenI
sZ^__resultç–
PD
¡—
ÿYl_acUploadBuff
 0 Yl_u32UploadBuffLenž–ì
 Yl_u32UdpsendTickž–ð
 ”
..\APL\UDPClient.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMø 
n!
dÄ>•
ÞUDPClient_UploadGPS
ç–ø 
n!
¤Zi_pcGGAv 
ñZ^__resultç–
Pr
—
ÿYl_acUploadBuff
 , Yl_u32UploadBuffLenž–ä
 Yl_u32UdpsendTickž–è
 Ystate_flagI
”!
j!
Zu32Lenž–ÞZ
..\APL\UDPClient.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM$ 
† 
Å>‘
°UDPClient_Poll
ç–$ 
† 
[___resultç–9[
2 
\ 
Zu32CurTickž–&[
..\APL\UDPClient.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM´
‚
œÅ>†
¤UDPClient_Heartbeat
疴
‚
L[^__resultç–
PÊ

Zu32Lenž–…[@
..\APL\UDPClient.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM¤ 
ì 
@Æ?À
õUDPClient_SocketEventProc¤ 
ì 
˜[$ç–_i32SockIDi_eEventá
¹[$–—_pData¿¼ 
Ú 
Yi32Retç–Yu32RecvLenž–‘pè..\APL\UDPClient.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM(
¾
ÜÆ
char>è
MUDPClient_CmdParseç–(
¾
Ì[i_u8Dataè—Ù\i_u32Lenž–º\___resultç–\
©v 

YapcSplitStr
‘¼{\u32SplitCntž–\u32Lenž–¥B
T
Zu32Tempž–‰\ZbChangea—œ\–y–
Yau8IP‹
‘¸{î\
¶
Zu32Tempž–X\ZbChangea—k\ßy–
Yau8IPÔ
‘¸{ˆj
À
YtmpI
‘¸{´¢
Â
YstDataš—‘ô{YstIdš—‘ì{æ°

ZtempindexI
E\ZtempvalI
2\ç(
¼
YtempindexI
YtemplenI
\buffer_lenI
\datalenI
º³
óYsend_buffer°‘ì{æ(
º
XiI

Tƈ
..\APL\UDPClient.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMYl_eUDPCLientState( 
Ô
 pheartbeasend_flag:
Õ
 
pbat_percent2:
Ö
 
puserkey_state4g:
×
 
pbeepontimeI
Ø
 
Yl_i32UDPCLientIDç–Ü
 Yl_u32HeartBeatTickž–à
 Yl_au8CmdBuff@ 
 4 €
..\HAL\Flash.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMÀ}ü}ÀÉ>€
i
FLASH_Write
Y
À}ü}]iAddressY
Ù]ipData
Æ]iLenY
¨]___resultY
3]
ZWriteCountY
•]YtempY
ZFlashDestinationY
‚]ZFlashSourceY
d]ZFLASHStatus›Q]
..\HAL\Flash.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM¬|¾|HÊ?”
WFLASH_Read
¬|¾|ì]iAddressY
5^iReadbuffù
"^iLenY
^XReadCountY

S4
..\HAL\Flash.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMl|¨|¨Ê>¶
&
FLASH_Prepare
Y
l|¨|H^iAddressY
½^iLenY
Ÿ^___resultY
^
YPageErrorY
‘lYEraseInitStruct‹º‘`Ì..\HAL\Flash.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMptestflagI
Ð
 
ptest111I
Ò
 
0
..\HAL\ADC.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM0Ëfloat>¯
'    Get_VDDVlotage
:
Ð^^__result:

Pâ

Ylast_value­È
 Yfirst:
½
 Ybat_countI
¾
 
..\HAL\ADC.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM…À…ÐËfloat>–
     Get_Battary
:
…À…ð^^__result:

P¦

Ylast_value­Ä
 Yfirst:
¼
 è..\HAL\ADC.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMð„…XÌ>ç


Get_ADC_Value
I
ð„…_^__resultI

P"
ì..\HAL\ADC.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMfloatpverfint_calI
À
 
padc_valI
Â
 
pbat_volt¡Ì
 
P
..\HAL\Spi.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM„A
ÖA
 Íint>Ñ
Zreadfromspi
­„A
ÖA
0_iheaderLengthI
Æ_iheaderBuffer¼
§_ireadlengthY
‰_ireadBuffer¼
k_^__result­
PN
\i­\statÚ

P
..\HAL\Spi.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMPB
žB
ÄÍint>Ð
'writetospi
­PB
žB
ä_iheaderLengthI
z`iheaderBuffer¼
\`ibodylengthY
>`ibodyBuffer¼
`^__result­
PJ
\i­\statÚ

À..\HAL\Spi.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMX(
z(
hÎIÁ
Â
X(
z(
˜`ü..\HAL\Spi.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMÔ
ä
ÀÎ?û

Spi_ChangePrescaler
Ô
ä
¸`iscaling_factorI
Í`\tmpregI

..\HAL\SPI_hal.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMüìíüÏ>
RSPI_Register
c"üìíà`i_eID   ai_pSPIHandle#ö`^__resultc"
P
8
..\HAL\SPI_hal.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMÌìøìLÐ>º
;SPI_ReadWrite
c"Ììøìai_eIDai_pu8ReadBufd#‹ai_pu8WriteBufd#mai_u32Len"Za___resultc"<a
è..\HAL\SPI_hal.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMÄíÜí¼ÐIè
”
ÄíÜí¼ao«
bo¶
òaoÉ
ßab×

PÀ..\HAL\SPI_hal.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMYl_apstSPIHandle‹
´
 Ì..\HAL\UART.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMÔ#
ì#
ôÒIË

Ô#
ì#
bo¶
9bô..\HAL\UART.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMü>
?
HÓint>ö

Ïfputc
®ü>
?
Lbhch®‘p$×
f^__result®
P
h
..\HAL\UART.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMd%
8&
”Ó>ê
ùUart_Send
c"d%
8&
lbi_eUartIDhœFci_pu8Datad#ci_u32Len"ýb___resultc"³b
Zi32Resultc"ÑbÍŽ%
Ü%
\pstMemberŠ
éš%
6&
\pstMemberŠ
P
..\HAL\UART.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMX"
Î"
”Ô>Ð
ºUart_GetChar
c"X"
Î"
dci_eUartIDhœáci_pu8Chard#­c^__resultc"
Pt
Zi32Resultc"„cÏr"
Ì"
Ypu8CurPosd#Yu32CurCnt"
..\HAL\UART.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM%
^%
8Õ?™
Uart_RxOverFromISR
%
^%
ôci_pUart#3dZeUartIDhœd˜,%
T%
Yu8RecvByteõ!‘p0
..\HAL\UART.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM<&
¼&
ØÕ?±
ÜUart_TxOverFromISR
<&
¼&
\di_pUart#šdZeUartIDhœ|d”Z&
²&
\pstMemberŠ
°^&
²&
\pstMemberŠ
ø..\HAL\UART.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMÈ$
%
ˆÖ?ú

»Uart_RxErrorFromISR
È$
%
¸di_pUart#÷dZeUartIDhœÙd
..\HAL\UART.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMð#
"$
×>œ
¢Uart_ReConfigBaudRate
c"ð#
"$
 ei_eUartIDhœ~ei_u32BaudRate"`e___resultc"Be
ø..\HAL\UART.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM($
–$
€×>ú

ñ
Uart_ReInit
c"($
–$
œei_eUartIDhœ¼e^__resultc"
Pl

..\HAL\UART.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMü"
–#
$Ø>Œ
«
Uart_Init
c"ü"
–#
ðei_eUartIDhœefi_pstInit„
1f___resultc"f

..\HAL\UART.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMœ$
Â$
ðØ>Ž
“
Uart_Register
c"œ$
Â$
¤fi_eUartIDhœ
gi_pUart#ãf___resultc"Åf

..\HAL\UART.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMØ"
ö"
XÙ>
~Uart_GetHandle
c"Ø"
ö"
gi_eUartIDhœZgi_ppUart~
Gg___resultc")g

..\HAL\UART.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMœ#
Ð#
ÄÙ?ƒ
RUart_RXDMAEnableœ#
Ð#
xgi_eUartIDhœ™g‚ž#
Î#
Yu16Datax
‘p¼..\HAL\UART.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMYl_astUartInfoo
Ð* è..\HAL\BSP.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMĪ̪äÚ?é

RHAL_UART_RxCpltCallback
Ī̪¬gihuart
Ígè..\HAL\BSP.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM´¬¼¬0Û?é

DHAL_UART_TxCpltCallback
´¬¼¬àgihuart

hè..\HAL\BSP.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMú¤¥|Û?è

6HAL_UART_ErrorCallback
ú¤¥hihuart
5hÜ..\FML\DBG.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM(ytyÌÝ?Û

ÚDBG_Init
(ytyHhYstInitŸ
‘`..\FML\DBG.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMŒyžzLÞ?˜
íDBG_Poll
Œyžz€h›žy
zYl_u32ModeTick"¨
 Yu8RecvCharõ!‘hYpstUartHandlew
‘lì¢y\zYl_u32ModeTick"¬
 Yu8RecvCharõ!‘hYpstUartHandlew
‘lº¦yžzYl_u32ModeTick"°
 Yu8RecvCharõ!‘h\pstUartHandlew
FÙ}
þyz
ƒn—
e¤
Fø}
PzRz
¢n—
e¤
F—}
’z”z
¿n—
e¤
ä..\FML\DBG.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMy"yÀß>æ

ÞDBG_GetMode
»£y"y h^__result»£
P
Ð..\FML\DBG.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM{{àIÒ
}
{{´ho—
Éhb¤

P
..\FML\DBG.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMt²Ž²Pà>™
 HIDO_DebugString
c"t²Ž²Ühi_pu8StringÇ
-ii_u32StringLen"i___resultc"üh
<
..\FML\DBG.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM²j²°à>½
ð
HIDO_DebugHex
c"²j²@ii_pu8Datas
ªii_u32Len"Œi^__resultc"
PZ
Zu32Len"yi¨‡"
?YacOutputBuf
‘¬0
..\FML\DBG.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM¼±²Lá>¯
Ä
HIDO_DebugEx
c"¼±²Èih_pcFmtÇ
‘pV___resultc"5j
\apt‡"
ÿYacOutputBuf

‘è{\u32Len"0
..\FML\DBG.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMt±²±äá>±

HIDO_Debug
c"t±²±Hjh_pcFmtÇ
‘pV___resultc"Åj
\apt‹‡"
ÿYacOutputBufÿ‘è{Zu32Len"²j
..\FML\DBG.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMàzîzpâ>Š
zDBG_SerialPutCharc"àzîzØjh_u8Charõ!‘x^__resultc"
P
Ys32Retc"
..\FML\DBG.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMîz{¼â
char­"µ>
gDBG_SerialPutStringc"îz{øji_pcString¹k^__resultc"
P
Ys32Retc"$
..\FML\DBG.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM°zàzã>¤
QDBG_SerialPrintfc"°zàz8kh_pcFmtÇ
‘pV^__resultc"
P&
\apt‡"
ÿYacOutputBuf
‘è{ü..\FML\DBG.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM¤z°zdã>þ

CDBG_SerialGetCharc"¤z°z˜ki_pu8Chard#¹k^__resultc"
P

$
..\FML\DBG.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMYl_stSerialInputÝ
0$ Yl_au8DBGUartRxBufµ
Ð) Yl_u8DBGFlagõ!¤
 Yl_eDBGMode»£¥
 pchargedbg_flag:
¦
 
ä..\FML\SPIFlash.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMÜêhë$åIæ
#
ÜêhëÌko²#

lf½#
oÒ#
ìkbä#

PŠ

..\FML\SPIFlash.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMÀézê°åIŽì"
Àézê(lo#
Amo#
#mo,#
ølo=#
åloN#
Çlcb#
mlcr#
©lcz#
‹là..\FML\SPIFlash.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM0ìNìˆæIß
5"
0ìNìlmoY"
Žmbd"

Pbt"

Tà..\FML\SPIFlash.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMNìlìäæIß
æ!
Nìlì¬mo    "
Îmb"

Pb$"

Tè..\FML\SPIFlash.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMlë‚ë@çIè
…!
lë‚ëìmo¥!
-nn°!
‘toÂ!
nbÕ!

PÐ..\FML\SPIFlash.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM è¶è”çIÏ
]!
 è¶è@noy!
anÐ..\FML\SPIFlash.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM¼èÒèìçIÏ
7!
¼èÒètnoQ!
•n
..\FML\SPIFlash.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMLé¼éDè>š
áSPIFlash_Init
_%Lé¼é¨ni_eIDª¤æn___result_%Èn
‡ñ$
Yau8JedecIDü‘p
..\FML\SPIFlash.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM|êêèè?ž
¿SPIFlash_PinRegister
|êêoi_eIDª¤]oi_ePin.¥Joi_pGPIO&7oi_u16Pin%$o<
..\FML\SPIFlash.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM”êÜê<é>¼
ÏSPIFlash_ReadJedecID
_%”êÜêpoi_eIDª¤þoi_pu8IDBuf`&àoi_u32IDBufSize%Âo___result_%‘o
Zi_%¯oX
..\FML\SPIFlash.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMØèBéÄé>Ø
«SPIFlash_Erase
_%ØèBépi_eIDª¤qi_u32EraseAddr%ðpi_u32EraseLen%Çpi_eEraseModeÔ¥žp___result_%bp
Zu32TempLen%€pl
..\FML\SPIFlash.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMÈë*ì€ê>í
ÿSPIFlash_Write
_%Èë*ìPqi_eIDª¤ ri_u32DstAddr%ïqi_pu8SrcBuf`&Ñqi_u32SrcLen%³q___result_%•q
\u32ProgramLen%Yu32PageProgramLen%‘T
..\FML\SPIFlash.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMXè è4ë>
™SPIFlash_BulkErase
_%Xè è8ri_eIDª¤Zr^__result_%
PF
X
..\FML\SPIFlash.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMˆëÈë´ë>Ú
Þ
SPIFlash_WaitBusy_%ˆëÈëxri_eIDª¤ær^__result_%
P>
Zi32Result_%šrYu8Statusñ$‘hFÙ…"
”ë¼ë
å
    o¯"
Óroº"
ÀreË"
cÛ"
­r
..\FML\SPIFlash.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMYl_au8SPIFlashSectorEraseCmd(!
G
Yl_au32SPIFlashSectorEraseSize!
G
Yl_astSPIFlashResourse
!
$ Ô..\FML\GPS.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMà~PøíIÓ
±$
à~PsoÆ$
:soÒ$
'sð..\FML\GPS.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMÈ,€Ìî?ï

¦GPS_Init
È,€XsYstInitŸ
‘XFî
Ð'
Ðü
©à..\FML\GPS.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM„ „Pï?ß

õGPS_Poll
„ „sYu8RecvCharõ!‘x
..\FML\GPS.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMðƒüƒ°ï?Œ
çGPS_PinRegister
ðƒüƒ°si_ePin©ísi_pstGPIOx«$
Úsi_u16GPIOPin"ÇsÐ..\FML\GPS.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM „6„ð?Ï

ÑGPS_PowerOff
 „6„tÀ..\FML\GPS.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM<„R„TðIÁ
ã'
<„R„ tä..\FML\GPS.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMX„ڄ¨ð?ä

ìGPS_RecvFsmX„ڄ@ti_u8RecvCharõ!btp..\FML\GPS.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM8‚¸ƒtñ>ð
ŽGPS_ParseRMC
c"8‚¸ƒ€ti_pcDatal)
9vi_u32Len"v___resultc"¾u
YstTimeData#‘˜YstStateData#‘ YstLatData#‘TYstLatSignData#‘¨YstLonData#‘\YstLonSignData#‘LYstSpeedData#‘°YstDirData#‘DYstDateData#‘¸Z_pstGPS`)
ÜuFŒE%
€‚¢‚
¬fb%
ft%
e€%
b%
Hb%
Fʪ%
¢‚à‚
¶fÆ%
o×%
«ueã%
bó%
jc&
˜ub&
F‚ã$
؂ƒ
»fþ$
o%
…ue%
b+%
 
c8%
ruFÅT'
ƒTƒ
Êfq'
oƒ'
_ue'
cŸ'
Luc¬'
9ubÃ'
‘„F‡&
Lƒzƒ
Ïf2&
oB&
&ueN&
c^&
uck&
ucw&
ítF»‚&
rƒŽƒ
Ôf¡&
fµ&
eÁ&
bÑ&
ºcÞ&
ÚtFïë&
Žƒ®ƒ
Ùf
'
f'
e*'
b:'
ÖcG'
Çt0
..\FML\GPS.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM8€¶€ó>°
ÝGPS_ParseGGAc"8€¶€Xvi_pcDatal)
Ývi_u32Len"¿v___resultc"¡v
YstGPSSª‘°YstPosState#‘Xl
..\FML\GPS.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMtº°ó>ì
´GPS_DataCheckc"tºwi_pcDatal)
¹wi_u32Len"¦w___resultc"Ow
YstData#‘dYstCheckValue#‘lZu8CheckValueõ!“wZu8CalcValueõ!€wZi"mwˆ
..\FML\GPS.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM˜.‚<ôdouble>‡
€GPS_ParseLonc"˜.‚Ìwi_pstLonDataf)
Íxi_pstGPS`)
¢x___resultc"Kx
Zu32Len"xZpcStartl)
|xZpcDotl)
ixZu32TempLen"$xZddd­7xZmmmm­xYmm­““„
..\FML\GPS.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMø€Žüôdouble>†
Ó
GPS_ParseLatc"ø€Žàxi_pstLatDataf)
áyi_pstGPS`)
¶y___resultc"_y
Zu32Len"£yZpcStartl)
yZpcDotl)
}yZu32TempLen"8yZdd­KyZmmmm­%yYmm­““\
..\FML\GPS.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMYl_bIsPowerOnÝ"˜
 Yl_au8GPSUartTxBufÕ(
™
 Yl_fnGPSEventCallback³ª 
 Yl_au8GPSUartRxBufÉ(
H Yl_astGPSPinà(
H# Yl_stGPSRecv·(
X# pl_stGPSSªà# 
 
..\FML\Internet\Module\AIR780E\AIR780ELoc.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMk$kD÷>¡
•
AIR780ELoc_Poll
_%k$kôyi_pstATDevice²2z___result_%z
4
..\FML\Internet\Module\AIR780E\AIR780ELoc.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMàjkÄ÷>³
©
AIR780ELoc_Get
_%àjkPzi_pstATDevice²qz^__result_%
P"
YstStateArg„8‘p..\FML\Internet\Module\AIR780E\AIR780ELoc.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM¸iˆj8øuvoid"Ì>’
5
AIR780ELocProc
_%¸iˆj„zi_pstFSML;@{i_u32Event%-{i_pArgÒ{___result_%Þz
Yl_pstAfterState+;„
 Z_pstATDevice²üz—Ài„jYpstStateArg:-
‘Úi†j\u32CSQResult%ZpstData@-
ËzYu32LocationCode%‘pYstLatitude&‘HYstLongitude&‘PYu32Year%‘hYu32Mon%‘\Yu32Day%‘`Yu32Hour%‘dYu32Min%‘¬Yu32Sec%‘X(j„jYstLBSLocation€+
‘°à..\FML\Internet\Module\AIR780E\AIR780ELoc.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMpg_stStateAIR780ELoc8ˆ
 
¼
..\FML\Internet\Socket.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMð

r
”ú>½
‡Socket_Recv
c"ð

r
t{i_i32SockIDc"î|i_pu8RecvBuffd#·|i_u32RecvBuffSize"x|i_pu32RecvLen¡/
D|___resultc"â{
Zi32Resultc"1|ZpstMember/
|ZpstSocketData‹/
|¼
r
Zi"¹{Xu32RecvLen"
UP\
..\FML\Internet\Socket.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM
h
|û>Ü
§Socket_Send
c"
h
}i_i32SockIDc"¾}i_pu8Datad#Ÿ}i_u32DataLen"}___resultc"P}
XpstMember/

TLZpstSocketData‹/
n}$
..\FML\Internet\Socket.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM$    
@    
(ü>£
òSocket_Destroy
c"$    
@    
Ü}i_i32SockIDc"!~___resultc"ð}
ZpstSocketData‹/
~ 
..\FML\Internet\Socket.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMè

 ü>¡
ØSocket_Close
c"è

4~i_i32SockIDc"…~___resultc"I~
ZpstSocketData‹/
g~T
..\FML\Internet\Socket.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM\
Ž
(ý>Ô
¿Socket_Connect
c"\
Ž
˜~i_i32SockIDc"%i_pcRemoteAddr…/
i_u16RemotePort"é~___resultc"¸~
ZpstSocketData‹/
Ö~t
..\FML\Internet\Socket.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMœ
    
¬ý>õ
‹Socket_Create
c"œ
    
8i_pi32SockID•/
]€i_eSocketType´¬4€i_fnEventProcN®€i_pArg#ì___resultc"|
Zi32SockIDc"ÃZpstSocketData‹/
š 
..\FML\Internet\Socket.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMÀ

è

lþ>¢
ïSocket_OnRecv
c"À

è

ˆ€i_i32SockIDc"å€___resultc"©€
ZpstSocketData‹/
ǀt
..\FML\Internet\Socket.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM|
ê
øþ>õ
¾Socket_RecvData
c"|
ê
ø€i_i32SockIDc"Ái_pu8Datad#˜i_u32Len"z___resultc"+
ZpstSocketData‹/
gZi"Iôž
è
ZpstMember/
$
..\FML\Internet\Socket.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMØ    


Àÿ>¤
œSocket_OnClosed
c"Ø    


ìi_i32SockIDc"I‚___resultc" ‚
ZpstSocketData‹/
+‚(
..\FML\Internet\Socket.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMH

¸

T
>§
ñSocket_OnConnected
c"H

¸

\‚i_i32SockIDc"»‚___resultc"‚
ZpstSocketData‹/
‚,
..\FML\Internet\Socket.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM

@

 

>«
ÖSocket_OnConnectFailed
c"

@

ä‚i_i32SockIDc"Aƒ___resultc"ƒ
ZpstSocketData‹/
#ƒ$
..\FML\Internet\Socket.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM
R
°

>£
«Socket_ClosedAll
c"
R
Tƒ^__resultc"
P8
Zi32SockIDc"ŠƒZpstSocketData‹/
wƒ
..\FML\Internet\Socket.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMh    
|    
8
>‘
þ
 Socket_GetRemotePort
"h    
|    
¨ƒi_i32SockIDc"݃___result"¿ƒ

..\FML\Internet\Socket.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMH    
\    
 
>‘
ë
Socket_GetRemoteAddr
…/
H    
\    
ðƒi_i32SockIDc"%„___result…/
„
$
..\FML\Internet\Socket.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMŒ
¢

>¤
Ö
Socket_SetSocketState
c"Œ
¢
8„i_i32SockIDc"}„i_eState­j„___resultc"L„

..\FML\Internet\Socket.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM     
²    
t
>’
Â
Socket_GetSocketState
­     
²    
„i_i32SockIDc"ń___result­§„

..\FML\Internet\Socket.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM¼    
Р   
Ü
>‹
¯
Socket_GetType
´¬¼    
Р   
؄i_i32SockIDc" …___result´¬ï„

..\FML\Internet\Socket.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM„    
˜    
D
>–
œ
Socket_GetSocketSendQueue
/
„    
˜    
 …i_i32SockIDc"U…___result/
7…
È..\FML\Internet\Socket.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMYl_astSocketDatav/
ø 
..\FML\Internet\Module.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM,ØLØÈ
>Š
¡Module_RunATCmd
_%,ØLØh…i_pcATCmd¹0
©…___result_%‹…
ø..\FML\Internet\Module.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMŒ××@
>ù

“Module_GetRunATCmd
¹0
Œ××¼…^__result¹0

P

..\FML\Internet\Module.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMTØ^ؐ
>Œ
Module_RunATCmdEnable
Ù%TØ^ØЅ^__resultÙ%
P
XbStateÙ%
P
..\FML\Internet\Module.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMdØhØð
>‘
óModule_RunATCmdResult
_%dØhØä…$¿0
_pstATResponse^__result_%
P

..\FML\Internet\Module.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMÜ×è×@
>œ
ÓModule_NeedPowerOn
Ù%Ü×è×ø…i_eModule¼1
 †^__resultÙ%
P

XbStateÙ%
R
..\FML\Internet\Module.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMÌ×Ø× 
>
ÁModule_NeedPowerOff
Ù%Ì×Ø× †i_eModule¼1
5†^__resultÙ%
P

XbStateÙ%
R
..\FML\Internet\Module.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMØ(Ø
>ˆ
ŒModule_PowerOn
_%Ø(ØH†i_eModule¼1
]†^__result_%
P

..\FML\Internet\Module.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMØØ\
>‰
ûModule_PowerOff
_%ØØp†i_eModule¼1
…†^__result_%
P
$
..\FML\Internet\Module.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMì×þ׸
>£
ëModule_PowerEvent
_%ì×þט†i_eModule¼1
͆i_eModuleState12
º†^__result_%
P

..\FML\Internet\Module.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMh؄ؠ   
>
¤Module_SetCCID
_%hØ„Øà†i_pcCCID¹0
!‡i_u32CCIDLen%‡^__result_%
P
ô..\FML\Internet\Module.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM`×d׈    
>õ

•Module_GetCCID
¹0
`×d×4‡^__result¹0

P

..\FML\Internet\Module.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM´ØÚØØ    
>š
ú
Module_SetIMSI
_%´ØÚØH‡i_pcIMSI¹0
‰‡$%_u32IMSILen___result_%k‡
ô..\FML\Internet\Module.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMp×t×X

>õ

ë
Module_GetIMSI
¹0
p×tל‡^__result¹0

P

..\FML\Internet\Module.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMˆØ®Ø¨

>š
Ï
Module_SetIMEI
_%ˆØ®Ø°‡i_pcIMEI¹0
ñ‡$%_u32IMEILen___result_%Ӈ
ô..\FML\Internet\Module.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMh×l×(
>õ

À
Module_GetIMEI
¹0
h×l׈^__result¹0

P

..\FML\Internet\Module.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM”מ×x
>”
®
Module_LBSLocationNeedRequest
Ù%”מ׈^__resultÙ%
P
XbStateÙ%
P,
..\FML\Internet\Module.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMx׆×Ø
>­
œ
Module_GetLBSLocationAsync
_%x׆×,ˆi_fnGetLBSLocationh3
Uˆi_pArg&Bˆ^__result_%
P

..\FML\Internet\Module.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM¤×Â×0
>™
‡
Module_LBSLocationResult
_%¤×Â×hˆi_pstLBSLocation`3
Šˆ^__result_%
P

..\FML\Internet\Module.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMàØêؤ
>—
uModule_SignalIntensityNeedRequest
Ù%àØêبˆ^__resultÙ%
P
XbStateÙ%
P 
..\FML\Internet\Module.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMðØÙ 
> 
NModule_SignalIntensityResult
_%ðØÙ¼ˆi_u32SignalIntensity%ވ^__result_%
P
..\FML\Internet\Module.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMYl_bSignalIntensityNeedRequestÙ%X
 Yl_bLBSLocationNeedRequestÙ%Y
 Yl_bRunATCmdÙ%Z
 Yl_abModuleNeedSleep‚0
[
 Yl_abModuleNeedWakeUp0
^
 Yl_abModuleNeedPowerOff˜0
a
 Yl_abModuleNeedPowerOn£0
d
 Yl_u32SignalIntensity%h
 Yl_pSignalIntensityArg&l
 Yl_fnSignalIntensityCallback03
p
 Yl_pLBSLocationArg&t
 Yl_fnLBSLocationCallbackh3
x
 Yl_fnPowerEventCallbackœ3
|
 Yl_pPowerEventArg&€
 Yl_acIMEIa0
( Yl_acIMSIl0
8 Yl_acCCIDw0
H Yl_stLBSLocationÔ2
` Yl_acRunATCmdBuff®0
x ô..\FML\Internet\Internet.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMlÌ|Ìx 
>õ

rInternet_Init
_%lÌ|Ìüˆ^__result_%
P
ø..\FML\Internet\Internet.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM|Ì„ÌØ 
>ú

dInternet_IsIPReady
Ù%|̄̉^__resultÙ%
P
ô..\FML\Internet\Internet.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM„Ì”Ì0
>õ

4Internet_Poll
_%„Ì”Ì<‰^__result_%
P
 
..\FML\Internet\Module\AIR780E\AIR780ECSQ.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM d¼d
> 
vAIR780ECSQ_Poll
_% d¼d\‰i_pstATDevice²š‰___result_%|‰
4
..\FML\Internet\Module\AIR780E\AIR780ECSQ.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMxdœd”
>³
Š
AIR780ECSQ_Get
_%xdœd¸‰i_pstATDevice²Ù‰^__result_%
P"
YstStateArg„8‘pÈ
..\FML\Internet\Module\AIR780E\AIR780ECSQ.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMôcTd
uvoid"Ì>É
5
AIR780ECSQProc
_%ôcTdì‰i_pstFSML;pŠi_u32Event%]Ši_pArgÒJŠ___result_%Š
Yl_pstAfterState+;D
 Z_pstATDevice²,Š—úcPdYpstStateArgŽ4
ÈdRdYu32CSQResult%‘pYpstData”4
à..\FML\Internet\Module\AIR780E\AIR780ECSQ.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMpg_stStateAIR780ECSQ8H
 

..\FML\Internet\Module\AIR780E\AIR780ESocket.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM(rÆr 
>
ãAIR780ESocket_Poll
_%(rÆr¤Ši_pstATDevice² ‹___result_%Ɗ
Yi32LastSocketIndex_%@
 Zi_%÷Š\i32SocketIndex_%ZpstSendQueue}5
äŠ\u32CurTick%ð
..\FML\Internet\Module\AIR780E\AIR780ESocket.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMüpäq
uvoid"Ï>ò
û

AIR780ESocketSendDataProc
_%üpäqT‹i_pstFSML;ù‹i_u32Event%æ‹i_pArgÕȋ___result_%Œ‹
Yl_i32SocketID_%8
 Yl_pstMemberw5
<
 ZpstATDevice²ª‹\pstSendQueue}5
ñ,qâqYpstDataq5
Yu32ConnectID%‘lYstEvent&‘dÄ
..\FML\Internet\Module\AIR780E\AIR780ESocket.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMœn(o„
uvoid"Ï>Ä
¸

AIR780ESocketCloseProc
_%œn(o8Œi_pstFSML;àŒi_u32Event%͌i_pArgÕ¯Œ___result_%sŒ
Yl_i32SocketID_%4
 ZpstATDevice²‘ŒÃÔn&oYpstDataq5
Yu32ConnectID%‘lYstEvent&‘dø
..\FML\Internet\Module\AIR780E\AIR780ESocket.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM`o†p8
uvoid"Ï>ø
D
AIR780ESocketConnectProc
_%`o†pi_pstFSML;ýi_u32Event%êi_pArgÕ׍___result_%d
Yl_i32SocketID_%,
 Yl_u32FailedCnt%0
 ZpstATDevice²®Zu32FSMTimerID%‚÷˜o„pYpstDataq5
Yu32ConnectID%‘\YstEvent&‘TD
..\FML\Internet\Module\AIR780E\AIR780ESocket.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMpg_stStateAIR780ESocketConnect';ÜF

pg_stStateAIR780ESocketClose';ìF

pg_stStateAIR780ESocketSendData';üF

ü..\FML\Internet\Module\AIR780E\AIR780EFSM.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMÐtBu
Iû
7
ÐtBuLŽo07
žŽcC7
mŽcS7
‹Ž 
..\FML\Internet\Module\AIR780E\AIR780EFSM.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMØsðs¼
>¢
–AIR780E_IsIPReady
Ù%Øsðs¼Ž___resultÙ%Ў
ZpstTmpState+;îŽ`
..\FML\Internet\Module\AIR780E\AIR780EFSM.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM$kdkL
uvoid"Ì>â
å
AIR780EOpenWirelessProc
_%$kdki_pstFSML;si_u32Event%`$Ò_pArg___result_%/
ZpstATDevice²Md
..\FML\Internet\Module\AIR780E\AIR780EFSM.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM¼düdì
uvoid"Ì>ã
¾
AIR780ECloseWirelessProc
_%¼düdœi_pstFSML;i_u32Event%ð$Ò_pArg___result_%¿
ZpstATDevice²Ý`
..\FML\Internet\Module\AIR780E\AIR780EFSM.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMøl@mŒ
uvoid"Ì>â
–
AIR780ERunATCmdProc
_%øl@m,i_pstFSML;ǐi_u32Event%´i_pArgҋ___result_%O
ZpstATDevice²m”
..\FML\Internet\Module\AIR780E\AIR780EFSM.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM„fÞf0
uvoid"Ì>“
Ü

AIR780EIPCheckProc
_%„fÞfði_pstFSML;s‘i_u32Event%`‘i_pArgÒB‘___result_%‘
Yl_u32CGATT%ð ZpstATDevice²/‘’œfÜfYpstDataú6
\
..\FML\Internet\Module\AIR780E\AIR780EFSM.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMÄhöhì
uvoid"Ì>Ü
®

AIR780EIPPollProc
_%Ähöhœ‘i_pstFSML;’i_u32Event%ï‘$Ò_pArg___result_%¾‘
ZpstATDevice²Ü‘t
..\FML\Internet\Module\AIR780E\AIR780EFSM.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMiVi„
uvoid"Ì>õ
Õ    
AIR780EIPReadyProc
_%iVi ’i_pstFSML;’’i_u32Event%’i_pArgÒa’___result_%C’
ôiTiYpstDataú6
Yu32ID%‘xô
..\FML\Internet\Module\AIR780E\AIR780EFSM.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMgrh$
uvoid"Ì>ó
Ë
AIR780EIPInitProc
_%grh°’i_pstFSML;¼“i_u32Event%ˆ“$Ò_pArg___result_%ø’
Yl_u32CmdIndex%è Yl_u32RetryCnt%ì ZpcIMSI7
“•ƒ%
YacAPNŠ
‘HZpstATDevice²_“Zu32FSMTimerID%+“Û7

YastInitCmdListÐ
‘Œt..\FML\Internet\Module\AIR780E\AIR780EFSM.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMPmVnx 
uvoid"Ì>ô
¥
AIR780ESearchingNetworkProc
_%PmVnð“i_pstFSML;ý”i_u32Event%ê”i_pArgÒ̔___result_%6”

AIR780E_SUB_STATE_CREGAIR780E_SUB_STATE_CGREG
Yl_eAIR780ESubStateS
¼ Yl_u32RespCode%Ü Yl_u32Cnt%à Yl_u32ReadyCnt%ä Yl_bATBusyÙ%½ ZpstATDevice²˜”Zu32FSMTimerID%T”ÕnnZpstDataú6
#”ó„mTnZpstDataú6
”@
..\FML\Internet\Module\AIR780E\AIR780EFSM.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMèlølè!
uvoid"Ì>Á
‰
AIR780EReadyProc
_%èløl<•$L;_pstFSMi_u32Event%q•$Ò_pArg___result_%S•
X
..\FML\Internet\Module\AIR780E\AIR780EFSM.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMxi”id"
uvoid"Ì>Ú
å
AIR780EIdleProc
_%xi”i„•i_pstFSML;é•i_u32Event%֕$Ò_pArg___result_%¥•
ZpstATDevice²Ã•
..\FML\Internet\Module\AIR780E\AIR780EFSM.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM”tÎtì"
>
ïAIR780E_Poll_%”tÎtü•i_pstATDevice²–^__result_%
P8
 
..\FML\Internet\Module\AIR780E\AIR780EFSM.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMTu†ut#
>Ÿ
ŽAIR780E_PowerPoll_%Tu†u<–$²_pstATDevice___result_%^–
$
..\FML\Internet\Module\AIR780E\AIR780EFSM.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM,w`wü#
>¦
§AIR780E_RunATCmdPoll_%,w`w|–i_pstATDevice²º–___result_%œ–
,
..\FML\Internet\Module\AIR780E\AIR780EFSM.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMsÆs€$
>«
¿AIR780E_CloseWirelessPoll_%sÆsؖi_pstATDevice²—___result_%ø–
(
..\FML\Internet\Module\AIR780E\AIR780EFSM.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMøs.t%
>ª
×AIR780E_OpenWirelessPoll_%øs.t4—i_pstATDevice²r—___result_%T—
ð
..\FML\Internet\Module\AIR780E\AIR780EFSM.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM”aÈbˆ%
uvoid"Ì>ï
Â
AIR780EATCmdInitProc
_%”aÈb—i_pstFSML;é˜i_u32Event%µ˜i_pArgÒ~˜___result_%֗
Yl_u32CmdIndex%Ô Yl_u32RetryCnt%Ø ‹7

YastInitCmdList€
‘¬ZpstATDevice²?˜Zu32FSMTimerID%˜îòaÈbZpstDataú6
ô—¨
..\FML\Internet\Module\AIR780E\AIR780EFSM.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMÐrrs'
uvoid"Ì>©
Ý
AIR780EWaitSimCardReadyProc
_%Ðrrs8™i_pstFSML;ݙi_u32Event%ʙ$Ò_pArg___result_%Z™
YbReadyÙ%» Yu32RetryCnt%РZpstATDevice²¡™Zu32FSMTimerID%x™ä
..\FML\Internet\Module\AIR780E\AIR780EFSM.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMØbÄcô'
uvoid"Ì>å
¿
AIR780EATCmdTestProc
_%ØbÄcši_pstFSML;ٚi_u32Event%»š$Ò_pArg___result_%<š
Yl_u32ReadyCnt%Ä Yl_u32TimeoutCnt%È Yl_u32BaudRate%Ì Yl_bConfigBaudRateÙ%º ZpstATDevice²’šZu32FSMTimerID%Zš..\FML\Internet\Module\AIR780E\AIR780EFSM.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMÈknlH)
uvoid"Ì>–
ý

AIR780EPowerOnProc
_%Èknl›i_pstFSML;Á›i_u32Event%®›$Ò_pArg___result_%p›
Ê
AIR780E_SUB_STATE_POWER_OFFAIR780E_SUB_STATE_POWER_ON
AIR780E_SUB_STATE_PWRKEY_RESETAIR780E_SUB_STATE_PWRKEY_SETYl_eAIR780ESubStateF
¹ ZpstATDevice²]›Zu32FSMTimerID%Ž›H
..\FML\Internet\Module\AIR780E\AIR780EFSM.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMxkÄkT*
uvoid"Ì>È
Ñ

AIR780EPowerOffProc
_%xkÄkø›i_pstFSML;Jœi_u32Event%7œ$Ò_pArg___result_%œ
D
..\FML\Internet\Module\AIR780E\AIR780EFSM.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM”i²iü*
uvoid"Ì>Ä
®

AIR780EInitProc
_%”i²ihœi_pstFSML;¹œi_u32Event%¦œ$Ò_pArg___result_%ˆœ
Œ
..\FML\Internet\Module\AIR780E\AIR780EFSM.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM|lÐl„+
uvoid"Ì>Ž
N
AIR780EProc
_%|lÐl̜i_pstFSML;Vi_u32Event%Ci_pArgÒ0___result_%
lÎlYpstDataú6
Yu32ID%‘pYpu8Data`&‘tYu32Len%‘xÔ..\FML\Internet\Module\AIR780E\AIR780EFSM.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMpg_stFSMAIR780E48ø 
Yl_bDeactÙ%¸ Yl_u32IPCheckTick%À Yl_stStateArg„8ô pg_stStateAIR780ERunATCmd8ü 
pg_stStateAIR780ECloseWireless8
 
pg_stStateAIR780EOpenWireless8
 
pg_stStateAIR780E';E

pg_stStateAIR780EInit'; E

pg_stStateAIR780EPowerOff';°E

pg_stStateAIR780EPowerOn';ÀE

pg_stStateAIR780EATCmdTest';ÐE

pg_stStateAIR780EWaitSimCardReady';àE

pg_stStateAIR780EATCmdInit';ðE

pg_stStateAIR780EIdle';F

pg_stStateAIR780EReady';F

pg_stStateAIR780EIPInit'; F

pg_stStateAIR780EIPReady';0F

pg_stStateAIR780EIPPoll';@F

pg_stStateAIR780EIPCheck';PF

pg_stStateAIR780EWaitReady';
pg_stStateAIR780ESearchingNetwork';ÌF

8
..\FML\Internet\Module\AIR780E\AIR780EDriver.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM,eÆe1
>·
ÉAIR780EDriver_Init
_%,eÆet___result_%º
YstUartInitï9
‘°YstATInit±‘Lt
..\FML\Internet\Module\AIR780E\AIR780EDriver.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMe*eè1
>ô
•AIR780EDriver_FSMDebug
_%e*e؝$L;_pstStateMachine$_%_i32Leveli_pcFmt);
%ži_aptž^__result_%
P
äƒ%
ÿYacBuffX
‘ø|
..\FML\Internet\Module\AIR780E\AIR780EDriver.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMff`2
>–
ÒAIR780EDriver_PWRKEYReset
_%ff8ž^__result_%
P

..\FML\Internet\Module\AIR780E\AIR780EDriver.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMf2fÜ2
>”
¿AIR780EDriver_PWRKEYSet
_%f2fXž^__result_%
P

..\FML\Internet\Module\AIR780E\AIR780EDriver.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMLfbfX3
>“
¬AIR780EDriver_PowerOff
_%Lfbfxž^__result_%
P

..\FML\Internet\Module\AIR780E\AIR780EDriver.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMhf~fÔ3
>’
˜AIR780EDriver_PowerOn
_%hf~f˜ž^__result_%
P
H
..\FML\Internet\Module\AIR780E\AIR780EDriver.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM8fFfP4
>Ê
‡AIR780EDriver_PinRegister
_%8fFf¸ži_ePinV<
õži_pGroup&âži_u16Pin%Ϟ^__result_%
P
D
..\FML\Internet\Module\AIR780E\AIR780EDriver.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM4tttÄ4
>Ä
åAIR780E_Output_%4tttŸ$²_pstATDevicei_pu8Data`&ZŸi_u32Len%<Ÿ___result_%)Ÿ
¸
..\FML\Internet\Module\AIR780E\AIR780EDriver.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMuäv`5
>¹
Ù
AIR780E_ReadLine_%uävxŸi_pstATDevice²ÊŸ___result_%¬Ÿ
Yl_u8Modeñ$  Yl_u32ExpectedLen%¨ Yl_u32LastTick%¬ YcChƒ%‘`¸¬uävZpcTmp);
˜Ÿ·@vjvYu32ReqLen%‘d4
..\FML\Internet\Module\AIR780E\AIR780EDriver.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMÌsÖs7
>µ
Ë
AIR780E_GetChar_%ÌsÖs $²_pstATDevicei_pcRecvChar);
5 ^__result_%
P
ä
..\FML\Internet\Module\AIR780E\AIR780EDriver.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMYl_u32ConnectLen%¤ Yl_stDriverData¡<
° Yl_astATCmdSetListü:
ÈB
Yl_apcEventName;
D
Yl_au8AIR780EUartRxBufÏ:
ü     Yl_au8AIR780EUartTxBufÛ:
ü  Yl_au8ATSendBufæ:
` Yl_au8ATRecvBufñ:
à Yl_stAIR780EDevice`±` Yl_stAIR780EPin;
à à../Core/Src/system_stm32l0xx.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMä
ì
ü7
?ß

™
SystemInit
ä
ì
H  
../Core/Src/system_stm32l0xx.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMpSystemCoreClockY
œ 
pAHBPrescTable=
¤B

pPLLMulTable“=
´B

pAPBPrescTableŠ=
½B


../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart_ex.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM¶¤¸¤ð8
?—
ú
 HAL_UARTEx_WakeupCallback
¶¤¸¤\ $x>
huartl
../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMŠ
ª
ô9
Iî¡D
Š
ª
p o½D
¥ Ž
¨
ÇD
cÊD
’ F­C
Œ


Ëe,C
d<C
FÍRC
’
–

ËniC
dwC
FíRC
 
¤

ËniC
dwC
<../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM¥¤§Ä:
?¼
®HAL_UART_IRQHandler
¥¤§¸ ihuarteD
ü¡ZisrflagsY
½¡Zcr1itsY
~¡Zcr3itsY
J¡YerrorflagsY
ZerrorcodeY
7¡ŠÒ¥H¦ZprimaskY
$¡¡@¦ܦZnb_remaining_rx_dataI
¡Ïh¦v¦YprimaskY
ê~¦Ž¦YprimaskY
…–¦²¦YprimaskY
 ¶¦ܦYprimaskY
“¦€§Znb_rx_dataI
þ Üò¦§YprimaskY
÷
§(§YprimaskY
’0§L§YprimaskY
F³C
Î¥Ò¥
•e,C
d<C
Ê
FÔRC
ԥإ
•niC
dwC
Ð
FõRC
à¥ä¥
•niC
dwC
Ü
F•C
d¦h¦
êe,C
d<C
àF¶RC
j¦n¦
êniC
dwC
æF×RC
v¦z¦
êniC
dwC
òF÷C
z¦~¦
ëe,C
d<C
öF˜RC
€¦„¦
ëniC
dwC
üF¹RC
Ž¦’¦
ëniC
dwC
ŠFÙC
’¦–¦
ïe,C
d<C
ŽFúRC
˜¦œ¦
ïniC
dwC
”F›RC
¦¦ª¦
ïniC
dwC
¢F»C
²¦¶¦
õe,C
d<C
®FÜRC
¸¦¼¦
õniC
dwC
´FýRC
ĦȦ
õniC
dwC
ÀF    C
î¦ò¦
“    e,C
d<C
êF¾    RC
ô¦ø¦
“    niC
dwC
ðFß    RC
§§
“    niC
dwC
þFÿ    C
§
§
–    e,C
d<C
‚F 
RC
§§
–    niC
dwC
ˆFÁ
RC
§§
–    niC
dwC
–Fá
C
&§0§
Ÿ    e,C
d<C
¢F‚RC
2§6§
Ÿ    niC
dwC
®F£RC
>§B§
Ÿ    niC
dwC
ºF»ÚD
€§¢§
Ño÷D
ë Ø„§¢§
E
cE
Ø FøC
€§„§
ªe,C
d<C
üF™RC
†§Š§
ªniC
dwC
‚FºRC
’§–§
ªniC
dwC
Ž 
../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM¸
Ì
0?
?¢
° UART_DMAAbortOnError¸
Ì
0¢ihdma›D
e¢ZhuarteD
R¢È
../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMü©Zª°?
>È
ØHAL_UART_Receive_DMA
›ü©Zªx¢ihuarteD
ú¢ipDataD
ç¢iSizeI
Ô¢___result›«¢
èªXªZprimaskY
˜¢F‡C
<ª@ª
ö    e,C
d<C
@F§RC
BªFª
ö    niC
dwC
FFÇRC
PªTª
ö    niC
dwC
TÀ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMp

Ø@
>¿
UART_Start_Receive_DMA
›p

£ihuarteD
~£ipDataD
k£iSizeI
X£___result›:£
èÊ
à
YprimaskY

PĊ
ò
YprimaskY
žþ

YprimaskY
F½C
Æ
Ê

µe,C
d<C
VFÝRC
Ì
Ð

µniC
dwC
\FýRC
Ü
à

µniC
dwC
lFœC
à
ä

¹e,C
d<C
pF¼RC
æ
ê

¹niC
dwC
vFÝRC
ò
ö

¹niC
dwC
‚
FýC
ö
ú

½e,C
d<C
†
FRC
ú
þ

½fiC
dwC
Š
F¾RC



½niC
dwC
˜
../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM
´
4B
?
¥ UART_DMAReceiveCplt
´
œ£ihdma›D
å£ZhuarteD
Ò£»2
D
YprimaskY
ÖL
\
YprimaskY
ñd
„
YprimaskY
ˆ
²
ZprimaskY
¿£F®C
.
2

¯e,C
d<C
FÎRC
4
8

¯niC
dwC
FîRC
D
H

¯niC
dwC
,FC
H
L

°e,C
d<C
0F­RC
N
R

°niC
dwC
6FÍRC
\
`

°niC
dwC
DFìC
`
d

´e,C
d<C
HFŒRC
f
j

´niC
dwC
NF¬RC
t
x

´niC
dwC
\FËC
„
ˆ

¼e,C
d<C
lFëRC
Š
Ž

¼niC
dwC
rFŒRC
˜
œ

¼niC
dwC
€
 
../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM´
Ô
ØC
? 
â UART_DMARxHalfCplt´
Ô
ø£ihdma›D
-¤ZhuarteD
¤
../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM̪ΪpD
?–
‰ HAL_UART_RxHalfCpltCallback
̪Ϊ@¤$eD
huartÈ
../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM«.¬ÜD
>É
‚HAL_UART_Transmit_DMA
›«.¬T¤ihuarteD
ƤipDataqD
³¤iSizeI
 ¤___result›w¤
æš«,¬YprimaskY
F†C
¬¬
½e,C
d<C
‚
F§RC
¬¬
½niC
dwC
ˆ
FÈRC
&¬*¬
½niC
dwC
–
../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMÔ
 
4F
?“
ñ UART_DMATransmitCpltÔ
 
ä¤ihdma›D
¥YhuarteD
¹ì
ü
YprimaskY
Ô

YprimaskY
FóC
è
ì

üe,C
d<C
F“RC
î
ò

üniC
dwC
F³RC
ü


üniC
dwC
(FÒC



ÿe,C
d<C
,FòRC




ÿniC
dwC
2F’RC



ÿniC
dwC
@
../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM 
*
\G
?
“ UART_DMATxHalfCplt 
*
¥ihdma›D
9¥YhuarteD

../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM¼¬¾¬ØG
?–
ë HAL_UART_TxHalfCpltCallback
¼¬¾¬L¥$eD
huart8
../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMÌ

DH
?º
ˆ UART_DMAErrorÌ

`¥ihdma›D
•¥XhuarteD

TYgstate‹D
Zrxstate‹D
‚¥È
../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM`ª¾ªI
>Ç
É
HAL_UART_Receive_IT
›`ª¾ª¨¥ihuarteD
*¦ipDataD
¦iSizeI
¦___result›Û¥
çjª¼ªZprimaskY
È¥F†C
 ª¤ª
ç
    e,C
d<C
@F¦RC
¦ªªª
ç
    niC
dwC
FFÆRC
´ª¸ª
ç
    niC
dwC
T¤../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM
Ø
(J
>¥
ÞUART_Start_Receive_IT
›
Ø
H¦ihuarteD
·¦ipDataD
¤¦iSizeI
‘¦^__result›
Pº

æz
¼
YprimaskY
„¨
¼
ZprimaskY
~¦¢À
Ö
ZprimaskY
k¦FÁC
v
z

ìe,C
d<C
ZFáRC
|
€

ìniC
dwC
`FRC
Š
Ž

ìniC
dwC
nF¡C
¤
¨

ûe,C
d<C
ˆ
FÂRC
ª
®

ûniC
dwC
Ž
FâC
¼
À

ÿe,C
d<C
 
FƒRC
Â
Æ

ÿniC
dwC
¦
F¤RC
Ð
Ô

ÿniC
dwC
´
(../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM¬
€
¬K
?ª
›  UART_RxISR_16BIT¬
€
à¦ihuarteD
'§Ytmp…D
ZuhMaskI
§YuhdataI
Óè
ú
YprimaskY
î
.
YprimaskY
Œ2
T
ZprimaskY

§§À
~
YprimaskY
FÆC
ä
è

­ e,C
d<C
8FæRC
ê
î

­ niC
dwC
>F†RC
ú
þ

­ niC
dwC
NF¥C
þ


° e,C
d<C
RFÅRC



° niC
dwC
XFåRC



° niC
dwC
fF…C
.
2

Á e,C
d<C
‚
F¦RC
4
8

Á niC
dwC
ˆ
FÇRC
B
F

Á niC
dwC
–
FçC
T
X

Í     e,C
d<C
¨
FˆRC
Z
^

Í     niC
dwC
®
F©RC
h
l

Í     niC
dwC
¼
../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM„
X
˜M
?ž
À UART_RxISR_8BIT„
X
P§ihuarteD
—§ZuhMaskI
„§YuhdataI
ÇÀ
Ò
YprimaskY
âÚ

YprimaskY
€

,
ZprimaskY
q§›˜
V
YprimaskY
FºC
¼
À

Ðe,C
d<C
8FÚRC
Â
Æ

ÐniC
dwC
>FúRC
Ò
Ö

ÐniC
dwC
NF™C
Ö
Ú

Óe,C
d<C
RF¹RC
Ü
à

ÓniC
dwC
XFÙRC
ê
î

ÓniC
dwC
fFùC




äe,C
d<C
‚
FšRC



äniC
dwC
ˆ
F»RC



äniC
dwC
–
FÛC
,
0

ð    e,C
d<C
¨
FüRC
2
6

ð    niC
dwC
®
FRC
@
D

ð    niC
dwC
¼
 
../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM´¤¶¤„O
? 
Ö HAL_UARTEx_RxEventCallback
´¤¶¤À§$eD
huart$I
SizeÈ
../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM<¬¬¬ðO
>È
ˆ
HAL_UART_Transmit_IT
›<¬¬¬Ô§ihuarteD
W¨ipDataqD
D¨iSizeI
1¨___result›¨
èD¬¦¬ZprimaskY
õ§F‡C
Š¬¬
°
e,C
d<C
NF§RC
’¬–¬
°
niC
dwC
VFÇRC
 ¬¤¬
°
niC
dwC
d../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMä
B
0Q
?Ž
‡ UART_TxISR_16BITä
B
۬ihuarteD
¡¨Ytmp{D
´
$
YprimaskY
Ïö
<
YprimaskY
FîC



‘e,C
d<C
,FŽRC



‘niC
dwC
2F®RC
$
(

‘niC
dwC
@FÍC
(
,

”e,C
d<C
DFíRC
.
2

”niC
dwC
JFRC
<
@

”niC
dwC
X../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMB
œ
XR
?‚
ê UART_TxISR_8BITB
œ
´¨ihuarteD
Õ¨¨n
~
YprimaskY
ÃT
–
YprimaskY
FâC
j
n

òe,C
d<C
(F‚RC
p
t

òniC
dwC
.F¢RC
~
‚

òniC
dwC
<FÁC
‚
†

õe,C
d<C
@FáRC
ˆ
Œ

õniC
dwC
FFRC
–
š

õniC
dwC
T˜
../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMΪŽ«|S
>™
¾HAL_UART_Transmit
›ΪŽ«è¨ihuarteD
_ªipDataqD
6ªiSizeI
ªiTimeoutY
Õ©___result›¡©
Zpdata8bitsqD
L©Zpdata16bits{D
.©ZtickstartY
u©(
../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM¸¤ú¤¼T
>§
àHAL_UART_DeInit
›¸¤ú¤ˆªihuarteD
ƪ___result›¨ª
$
../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM°§¨dU
>¥
£HAL_UART_Init
›°§¨äªihuarteD
"«___result›«
€
../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM\
H
(V
>ÿ
«UART_SetConfig
›\
H
@«ihuarteD
ž«^__result›
Pê
\tmpregY
\brrtempI
Zclocksourceþ†b«\usartdivY
Zret›€«\pclkY

../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM*
ô
 X
?”
‹UART_AdvFeatureConfig
*
ô
¼«ihuarteD
Ý«´../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMô
²
Y
>´
ÕUART_CheckIdleState
›ô
²
ð«ihuarteD
W¬___result›¬
ZtickstartY
C†
f
ZprimaskY
0¬÷j
|
YprimaskY
’„
°
YprimaskY
F±C
*
.

æe,C
d<C
6FÑRC
0
4

æniC
dwC
<FñRC
>
B

æniC
dwC
JFC
f
j

ùe,C
d<C
rF°RC
l
p

ùniC
dwC
xFÑRC
|
€

ùniC
dwC
ˆ
FñC
€
„

úe,C
d<C
Œ
F’RC
†
Š

úniC
dwC
’
F³RC
”
˜

úniC
dwC
 
x
../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMœ
&
”Z
>ù
šUART_WaitOnFlagUntilTimeout
›œ
&
€¬ihuarteD
»­iFlagY
„­iStatus M­iTickstartY
­iTimeoutY
í¬___result›Ĭ
€../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM*
Š
œ[
?‚
× UART_EndRxTransfer*
Š
ä­ihuarteD
®«0
B
YprimaskY
ÆJ
b
YprimaskY
äh
ˆ
ZprimaskY
®FƒC
,
0

Úe,C
d<C
F£RC
2
6

ÚniC
dwC
FÃRC
B
F

ÚniC
dwC
FâC
F
J

Ûe,C
d<C
F‚RC
L
P

ÛniC
dwC
"F¢RC
Z
^

ÛniC
dwC
0FÁC
d
h

àe,C
d<C
:FáRC
j
n

àniC
dwC
@FRC
x
|

àniC
dwC
N<
../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_tim_ex.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM£8£h]
>¾
ŠHAL_TIMEx_RemapConfig
›£8£,®ihtimïE
q®iRemapY
^®___result›@®
p
../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_tim_ex.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM¼¢£ü]
>ð
RHAL_TIMEx_MasterConfigSynchronization
›¼¢£„®ihtimïE
á®isMasterConfigûE
î___result›¥®
\tmpcr2Y
\tmpsmcrY
d
../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_tim.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMˆ£X¤T_
>ä
®HAL_TIM_PWM_ConfigChannel
›ˆ£X¤ô®ihtimØF
¯isConfigþF
f¯iChannelY
H¯___result›¯
Zstatus›5¯L
../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_tim.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM\
Œ
l`
?Í
Ê2 TIM_OC1_SetConfig\
Œ
¸¯iTIMx@G
í¯iOC_ConfigþF
Ú¯\tmpccmrxY
\tmpccerY
Ytmpcr2Y
L
../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_tim.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMŒ
¾
a
?Í
ù2 TIM_OC2_SetConfigŒ
¾
°iTIMx@G
5°iOC_ConfigþF
"°\tmpccmrxY
\tmpccerY
Ytmpcr2Y
L
../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_tim.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM¾
ô
˜a
?Í
©3 TIM_OC3_SetConfig¾
ô
H°iTIMx@G
}°iOC_ConfigþF
j°\tmpccmrxY
\tmpccerY
Ytmpcr2Y
L
../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_tim.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMô
*
0b
?Í
Ø3 TIM_OC4_SetConfigô
*
°iTIMx@G
Å°iOC_ConfigþF
²°\tmpccmrxY
\tmpccerY
Ytmpcr2Y
$
../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_tim.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMX¤–¤Äb
>¦
€
HAL_TIM_PWM_Init
›X¤–¤Ø°ihtimØF
±___result›ø°
0
../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_tim.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMô
N
lc
?°
 2 TIM_Base_SetConfigô
N
4±iTIMx@G
i±iStructureLG
V±\tmpcr1Y
../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_spi.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMœ Œ¢Ìd
>“
Œ    HAL_SPI_TransmitReceive
›œ Œ¢|±ihspi K
h´ipTxData&K
1´ipRxData&K
ú³iSizeI
ܳiTimeoutY
t³___result›Á±
Zinitial_TxXferCountI
ß±Ztmp_modeY
²Ztmp_state@T&²ZtickstartY
9²ZtxallowedY
³Zerrorcode›¡²’n¢Š¢Ytmpreg_ovr,K
‘P¼
../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_spi.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM<Ÿœ üf
>½
‰HAL_SPI_Transmit
›<Ÿœ È´ihspi K
¿¶ipData&K
ӦiSizeI
v¶iTimeoutY
¶___result›µ
ZtickstartY
SµZerrorcode›¯µZinitial_TxXferCountI
*µ¼~ š Ytmpreg_ovr,K
‘X`
../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_spi.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMlìÄìÐh
>á
ÑSPI_EndRxTxTransaction›lìÄì·ihspi K
Ž·iTimeoutY
p·iTickstartY
R·___result›4·
Ycount,K
‘h´
../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_spi.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMíÀíxi
>µ
ÜSPI_WaitFlagStateUntilTimeout›íÀí¬·ihspi K
¹iFlagY
Þ¸iState §¸iTimeoutY
s¸iTickstartY
`¸___result›ð·
Ycount,K
‘XZtmp_timeoutY
7¸Ztmp_tickstartY
¸ 
../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_spi.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM,žâž|j
>¢
¿HAL_SPI_Init
›,žâžT¹ihspi K
’¹___result›t¹
4
../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rtc.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM,ҝðk
>³
ù
HAL_RTC_Init
›,ҝ°¹ihrtcL
º___result›ñ¹
Zstatus›Ó¹H
../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rtc.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM¨ßîßèl
>Ê
«RTC_EnterInitMode
›¨ßîß8ºihrtcL
nº^__result›
PD
ZtickstartY
[ºXstatus›
U4
../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rtc.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMîßà¬m
>µ
ÎRTC_ExitInitMode
›îßàŒºihrtcL
®º^__result›
P,
Xstatus›
U@
../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rtc.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMø(žHn
>À
¢ HAL_RTC_WaitForSynchro
›ø(ž̺ihrtcL
»___result›íº
ZtickstartY
»
../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_lptim.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM’̒ˆo
?•
HAL_LPTIM_IRQHandler
’̒<»ihlptim–M
^»
../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_lptim.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM¬‘®‘´p
?ž
› HAL_LPTIM_AutoReloadMatchCallback
¬‘®‘|»$–M
hlptim
../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_lptim.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM<”>”$q
?–
ª HAL_LPTIM_TriggerCallback
<”>”»$–M
hlptim
../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_lptim.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMü‘þ‘”q
?›
¹ HAL_LPTIM_CompareWriteCallback
ü‘þ‘¤»$–M
hlptim
../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_lptim.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM®‘°‘r
?ž
È HAL_LPTIM_AutoReloadWriteCallback
®‘°‘¸»$–M
hlptim
../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_lptim.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM’’tr
?š
× HAL_LPTIM_DirectionUpCallback
’’Ì»$–M
hlptim
../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_lptim.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMþ‘’är
?œ
æ HAL_LPTIM_DirectionDownCallback
þ‘’à»$–M
hlptim,
../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_lptim.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM¬“²“Ts
>®
Ì 
HAL_LPTIM_ReadCounter
Y
¬“²“ô»ihlptim¢M
    ¼^__resultY

P
t
../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_lptim.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM´“8”Ès
>õ
HAL_LPTIM_TimeOut_Start_IT
›´“8”¼ihlptim–M
n¼iPeriodY
[¼iTimeoutY
=¼^__result›
P‚

Fô¦M
””
¾fÇM
eÒM
à
../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_lptim.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMxÎ\Ϙt
?à
 LPTIM_Disable
xÎ\ÏŒ¼ihlptim–M
;½ZtmpclksourceY
½ZtmpIERY
é¼ZtmpCFGRY
Õ¼ZtmpCMPY
¼ZtmpARRY
¯¼Zprimask_bitY
ý¼FžC
~΂Î
ªe,C
d<C
F¾RC
†ÎŠÎ
«niC
dwC
FßRC
TÏZÏ
„niC
dwC
Ü
X
../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_lptim.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMdÏ”Ïv
>Ù
‡LPTIM_WaitForFlag›dÏ”Ïd½ihlptim¢M
Á½iflagY
˜½^__result›
P.
Xresult›
T"ZcountY
…½4
../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_lptim.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM̒n“¸v
>¶
Ü
HAL_LPTIM_Init
›̒n“Ô½ihlptim–M
¾___result›÷½
\tmpcfgrY
P
../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_cortex.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMŒ¢²¢lx
>Ï
½

HAL_SYSTICK_Config
Y
Œ¢²¢T¾iTicksNumbY
•¾___resultY
w¾
FÎqV
Ž¢°¢
¿
nŽV
ešV

../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_cortex.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM˜”ª”Ty
?™
°
HAL_NVIC_SystemReset
˜”ª”¨¾F˜TV
˜”ª”
³
0
../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_cortex.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMX”r”z
?°
£
HAL_NVIC_DisableIRQ
X”r”¼¾iIRQnÉå¾F¯[U
X”p”
©
ovU
Ò¾0
../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_cortex.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMx”Š”Èz
?¯
“
HAL_NVIC_EnableIRQ
x”Š”ø¾iIRQnÉ!¿F®5U
x”ˆ”
™
oOU
¿@
../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_cortex.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM”˜”„{
?À
ƒ
HAL_NVIC_SetPriority
”˜”4¿iIRQnÉi¿iPreemptPriorityY
V¿$Y
SubPriority$
../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_cortex.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMt*
°*
ü{
?¥
Ð__NVIC_SetPriorityt*
°*
|¿iIRQnÉ¥¿ipriorityY
’¿\
../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_pwr.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMĔ•€|
?Û
¡HAL_PWR_EnterSTOPMode
Ĕ•¸¿iRegulatorY
í¿iSTOPEntry:
Ú¿\tmpregY
XulpbitY

S
XvrefinbitY

U
../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_pwr.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM´”À”L}
?†
ÆHAL_PWR_EnableBkUpAccess
´”À”À4
../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_dma.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM‹°‹T~
?µ
ÄHAL_DMA_IRQHandler
‹°‹Àihdma„W
«ÀZflag_itY
‚ÀZsource_itY
YÀ4
../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_dma.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMTŠ Šl
>¶
²HAL_DMA_Abort_IT
›TŠ ŠÔÀihdma„W
Á^__result›
PJ
Zstatus›÷À0
../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_dma.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMŠTŠ€
>°
‰HAL_DMA_Abort
›ŠTŠ(Áihdma„W
iÁ___result›KÁ
\status›t
../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_dma.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM@Œ¨Œ°€
>ö
ÒHAL_DMA_Start_IT
›@Œ¨Œ|Áihdma„W
HÂiSrcAddressY
ÂiDstAddressY

ÂiDataLengthY
ãÁ___result›œÁ
Zstatus›ºÁH
../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_dma.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM {L{
?É
É DMA_SetConfig {L{|Âihdma„W
ÕÂiSrcAddressY
ÂÂiDstAddressY
¯ÂiDataLengthY
œÂ$
../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_dma.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM ŠþŠ0‚
>¤
×
HAL_DMA_DeInit
› ŠþŠèÂihdma„W
&Ã___result›Ã
,
../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_dma.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM°‹4Œ؂
>¬
Œ
HAL_DMA_Init
›°‹4ŒDÃihdma„W
‚Ã___result›dÃ
\tmpY

../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_gpio.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM8J „
?š
çHAL_GPIO_EXTI_IRQHandler
8J ÃiGPIO_PinI
ÁÃ4
../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_gpio.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM‘"‘¤„
?¶
“HAL_GPIO_WritePin
‘"‘ÔÃiGPIOxaX
ÄiGPIO_PinI
þÃiPinState\¹ëÃL
../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_gpio.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM‘‘,…
>Ë
ïHAL_GPIO_ReadPin
\¹‘‘$ÄiGPIOxaX
MÄiGPIO_PinI
:Ä^__result\¹
P
Ybitstatus\¹P
../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_gpio.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMŽäŽ¬…
?Ò
žHAL_GPIO_DeInit
ŽäŽ`ÄiGPIOxaX
ÒÄiGPIO_PinY
´ÄZpositionY
–ÄZiocurrentY
Ā\tmpY
P
../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_gpio.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMPì¨†
?Ò
œ
HAL_GPIO_Init
PìðÄiGPIOxaX
‹ÅiGPIO_InitgX
bÅZpositionY
9ÅZiocurrentY
Å\tempY
h
../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_flash_ex.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMäŒNèˆ
>é
¦
HAL_FLASHEx_Erase
›äŒN´ÅipEraseInitQY
NÆiPageErrorWY
0Æ___result›Æ
Zstatus›éÅZaddressY
ÖÅø../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_flash_ex.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM@|b|ȉ
Iú
iY
@|b|lÆo‚Y
Æ
../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_flash.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM\rP‹
>–
‰HAL_FLASH_Lock
›\r Æ^__result›
P
¨
../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_flash.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM´úȋ
>©
ØHAL_FLASH_Unlock
›´ú´Æ___result›ÊÆ
\primask_bitY
FÉC
¼À
àe,C
d<C
FéRC
ʍ΍
çniC
dwC
FˆC
ڍލ
òe,C
d<C
&F¨RC
èì
úniC
dwC
4\
../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_flash.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMxª܌
>Þ
ä
HAL_FLASH_Program
›xªèÆ$Y
TypeProgramiAddressY
nÇiDataY
PÇ___result›    Ç
Zstatus›'ÇH
../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_flash.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMP}º}
>É
€FLASH_WaitForLastOperation
›P}º}ŒÇiTimeoutY
êÇ___result›®Ç
ZtickstartY
×Ç
../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_flash.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMÀ|F}pŽ
?’
¹ FLASH_SetErrorCodeÀ|F}ÈZflagsY
*Èà../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_flash.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMppFlash™^
ä     
p
../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM(•˜–ü
>ñ
_HAL_RCCEx_PeriphCLKConfig
›(•˜–HÈiPeriphClkInit_
¦È___result›jÈ
\tickstartY
\temp_regY
Zpwrclkchanged “È4
../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM`˜t˜H’
>³
˜
 
HAL_RCC_GetPCLK2Freq
Y
`˜t˜ÄÈ^__resultY

P
F²„`
`˜d˜
›
e¦`
4
../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM@˜T˜Ē
>³
Œ
 
HAL_RCC_GetPCLK1Freq
Y
@˜T˜ØÈ^__resultY

P
F²„`
@˜D˜

e¦`
h
../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM¤–&˜@“
>ç
ÙHAL_RCC_ClockConfig
›¤–&˜ìÈiRCC_ClkInitStructx`
VÉiFLatencyY
8É___result›É
\tickstartY
Ystatus›Ì
../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMø˜*à”
>Î
ÐHAL_RCC_OscConfig
›ø˜*tÉiRCC_OscInitStructr`
Ê___result›•É
\tickstartY
Zhsi_stateY
ÒÉ\status›Zsysclk_sourceY
ðÉ\pll_configY
©2™ˆ›Ytmpregl`
‘`͈›(Zpwrclkchanged ¾É€
../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM€˜ì˜˜˜
>‚
»    
HAL_RCC_GetSysClockFreq
Y
€˜ì˜XÊ___resultY
«Ê
ZtmpregY
êÊZpllmY
˜ÊZplldY
zÊYpllvcoY
YmsiclkrangeY
YsysclockfreqY
$
../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM¨ŒȌ š
?¤
ô HAL_Delay
¨ŒȌËiDelayY
*ËXtickstartY

U
XwaitY

T

../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM$‘*‘(›
>
±HAL_GetTick
Y
$‘*‘HË^__resultY

P
ô../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM0‘<‘˜›
?õ

¦ HAL_IncTick
0‘<‘\Ë
../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM@‘d‘œ
>š
Œ
HAL_Init
›@‘d‘pË^__result›
P"
Xstatus›
T$
../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMh‘¢‘˜œ
>¦
î
HAL_InitTick
›h‘¢‘ËiTickPriorityY
ÎË___result›°Ë

../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMpuwTickFreqÅb
 
puwTickPrioY
” 
puwTickŒa
˜ 
ü../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_adc.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMaaĝ
Iþ
Üc
aaìËoúc
Ìbd
‘p$
../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_adc.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMȆ̆Hž
>¥
ì
HAL_ADC_GetState
Y
Ȇ̆,Ìihadc¸c
AÌ^__resultY

P
<
../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_adc.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM4†À†¸ž
>½
€HAL_ADC_ConfigChannel
›4†À†TÌihadc¸c
ÆÌisConfigÄc
Ì___result›tÌ
$
../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_adc.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM̆҆ܟ
>¥
‚ 
HAL_ADC_GetValue
Y
̆҆äÌihadc¸c
ùÌ^__resultY

P
l
../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_adc.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM숴‰P 
>ì
÷HAL_ADC_PollForConversion
›ìˆ´‰Íihadc¸c
šÍiTimeoutY
|Í___result›SÍ
ZtickstartY
,ÍZtmp_Flag_EOCY
@Í<
../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_adc.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM´‰
Š˜¡
>¼
ÿHAL_ADC_Start
›´‰
Š¸Íihadc¸c
Î___result›ÛÍ
Ztmp_hal_status›ùÍ4
../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_adc.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM$aŽad¢
>´
›ADC_Enable›$aŽa@Îihadc¸c
’Î___result›aÎ
ZtickstartY
Π
../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_adc.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMԆ’ˆ<£
>¢
‰HAL_ADC_Init
›Ԇ’ˆ°Îihadc¸c
ïÎ___result›ÑÎ
ø../Core/Src/stm32l0xx_hal_msp.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM¨¨,¥
?ø

óHAL_UART_MspDeInit
¨¨DÏihuarte
gπ
../Core/Src/stm32l0xx_hal_msp.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM¨¨Ü©ô¥
?ÿ
üHAL_UART_MspInit
¨¨Ü©Ïihuarte
×ÏYGPIO_InitStruct¹‘Pª¼¨F©Ytmpregýd
‘dÆ©Z©Ytmpregýd
‘dâZ©f©Ytmpregýd
‘dþd©Ü©Ytmpregýd
‘d,
../Core/Src/stm32l0xx_hal_msp.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM8£z£0§
?­
ÆHAL_TIM_MspPostInit
8£z£Ðihtime
:ÐYGPIO_InitStruct¹‘`¬N£v£Ytmpregýd
‘tü../Core/Src/stm32l0xx_hal_msp.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM˜¤¬¤¸§
?ü

¶HAL_TIM_PWM_MspInit
˜¤¬¤XÐihtim_pwme
mÐ(
../Core/Src/stm32l0xx_hal_msp.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMäž2Ÿ ¨
?©
ó
HAL_SPI_MspInit
äž2Ÿ€Ðihspie
ºÐYGPIO_InitStruct¹‘`¨Ÿ.ŸYtmpregýd
‘tô../Core/Src/stm32l0xx_hal_msp.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM؝¨
?ô

Ç
HAL_RTC_MspInit
؝îØÐihrtc    e
íÐø../Core/Src/stm32l0xx_hal_msp.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM|“¢“©
?ø

•
HAL_LPTIM_MspInit
|Ң҄ihlptime
!Ñ(
../Core/Src/stm32l0xx_hal_msp.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMœˆäˆ©
?¨
XHAL_ADC_MspInit
œˆäˆ4Ñihadc÷d
nÑYGPIO_InitStruct¹‘`§¼ˆàˆYtmpregýd
‘tà../Core/Src/stm32l0xx_hal_msp.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM@”T”ª
?à

BHAL_MspInit
@”T”ŒÑà../Core/Src/stm32l0xx_it.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM"
"
ìª
?â

ë
USART2_IRQHandler
"
"
 Ñà../Core/Src/stm32l0xx_it.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMô!
þ!
D«
?â

Ý
USART1_IRQHandler
ô!
þ!
ÀÑä../Core/Src/stm32l0xx_it.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM"
"
œ«
?ä

Ï
USART4_5_IRQHandler
"
"
àÑà../Core/Src/stm32l0xx_it.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMhÎrÎô«
?â

Á
LPTIM1_IRQHandler
hÎrÎÒì../Core/Src/stm32l0xx_it.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM{{L¬
?ë

³
DMA1_Channel2_3_IRQHandler
{{ Òä../Core/Src/stm32l0xx_it.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM&|:|¤¬
?ä

¤
EXTI4_15_IRQHandler
&|:|@Òä../Core/Src/stm32l0xx_it.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM|&|­
?ã

–
EXTI0_1_IRQHandler
|&|`Òà../Core/Src/stm32l0xx_it.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM 
,
X­
?à


SysTick_Handler
 
,
€ÒÜ../Core/Src/stm32l0xx_it.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMèÙêÙ´­
?Þ

tPendSV_Handler
èÙêÙ ÒÜ../Core/Src/stm32l0xx_it.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMàíâí®
?Û

gSVC_Handler
àíâí´Òà../Core/Src/stm32l0xx_it.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM¶É¸ÉT®
?á

XHardFault_Handler
¶É¸ÉÈÒÜ../Core/Src/stm32l0xx_it.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMÙÙ¤®
?Û

INMI_Handler
ÙÙÜÒÈ../Core/Src/main.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMÓDÓD¾
IÇ
¾f
ÓDÓðÒÈ../Core/Src/main.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMÜÒÓ´¾
IÇ
 f
ÜÒÓÓÈ../Core/Src/main.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMÜÑÒ$¿
IÇ
‰f
ÜÑÒ0ÓÈ../Core/Src/main.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM¤ÒÔÒ ¿
IÇ
Rf
¤ÒÔÒPÓØ../Core/Src/main.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMÒšÒÀ
IÙ
f
ÒšÒpÓb-f
‘pbAf
‘`ô../Core/Src/main.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM°‘ø‘àÀ
?ô

ÓHAL_LPTIM_CompareMatchCallback
°‘ø‘¨Ó$àe
hlptimØ../Core/Src/main.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMä…(†\Á
?Ù

ÃGps_Chongqi_Poll
ä…(†ÈÓÜ../Core/Src/main.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM¼
Ú
èÁ
?Û

¸Sleep_Panduan_Poll
¼
Ú
èÓÈ../Core/Src/main.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM@)
P)
PÂ
IÇ
/g
@)
P)
üÓÜ../Core/Src/main.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM¬~Ò~¬Â
?Þ

–Fangchai_Panduan_Poll
¬~Ò~ÔÈ../Core/Src/main.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMdÚzÚ$Ã
IÇ
g
dÚzÚ0ÔØ../Core/Src/main.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM°xÌx„Ã
?Ù

‚Bat_Percent_Poll
°xÌxDÔP
../Core/Src/main.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM?
Ž@
èÃ
int>Ð
¥
main
³?
Ž@
dÔ]__result³
P
F“òf
"?
B?

½
’"?
B?
g
b
g
‘xF§Üf
B?
h?

¾
F»pf
x?
š?

Ã
FÏæe
T@
X@

ã
\
../Core/Src/main.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM`оÑTÅ
?Þ
Ž MX_GPIO_Init`офÔYGPIO_InitStruct¹‘P‰lÐ|ÐYtmpregÚe
‘d¥zЈÐYtmpregÚe
‘dÁˆÐ˜ÐYtmpregÚe
‘dݖкÑYtmpregÚe
‘dÈ../Core/Src/main.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMPf`Æ
IÇ
þe
Pf¼Ôð../Core/Src/main.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM4´Æ
?ñ

wHAL_GPIO_EXTI_Callback
4ÜÔiGPIO_PinI
ýÔd
../Core/Src/main.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM,
Ú
DÇ
?å
þ
SystemClock_Config
,
Ú
ÕYRCC_OscInitStructø¿‘YRCC_ClkInitStructˆÀ‘dYPeriphClkInitɽ‘DF¼æe
’
–

œFÐæe
°
´

ªFäæe
Ò
Ö

µ
../Core/Src/main.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMðÏTÐÈ
?
¾ MX_ADC_InitðÏTÐLÕYsConfigÑ2‘pFø
æe
6Ð:Ð
àFŒæe
NÐRÐ
éÈ../Core/Src/main.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARM:|>|ÄÈ
IÇ
æe
:|>|lÕ¤../Core/Src/main.cComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMpbat_percent:
 
pnomove_flag:

 
pbeep_state:
 
pbat_time:
 
pyundong_state:
 
pgpslednum:
 
pair780_state:
 
pheart_timeI
 
pirq_numI

 
pnomove_countI
 
pfangchai_timeI
 
pyundong_timeI
 
puwbledY
 
pgpsledY
 
ploraledY
 
ppowerledY
  
pClose_RMCNg
$ 
phadcÿ3¼ 
phlptim1•/ 
phrtc¬¢H 
phspi1£Ul 
phtim3ñ”Ä 
phuart1‰ 
phuart2‰Œ 
phuart5‰     
phdma_usart5_rxöœ     
pdev_idY
ˆ 
plastpoll_countI

pinterval_countI

pslot_startcountI

ptag_frequencyI
Œ 
plastpoll_timeI

pgroup_id:
Ž 
\
¤
startup_stm32l071xx.sComponent: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec]C:\Users\WXK\Desktop\STM32L071RB+lora\STM32L071RB+lora\MDK-ARMÔPèPÉ
Reset_HandlerÔPÜPNMI_HandlerÜPÞPHardFault_HandlerÞPàPSVC_HandleràPâPPendSV_HandlerâPäPSysTick_HandleräPæPDefault_HandleræPèPÀµ
 




C:\Keil_v5\ARM\ARMCC\Bin\..\include\..\Middlewares\HIDOLibrary\Include\..\Middlewares\HIDOLibrary\ATLiteCore\HIDO_ATLiteParse.cstring.h
HIDO_ATLite.h


O 




..\Middlewares\HIDOLibrary\ATLiteCore\HIDO_ATLiteParse.c¾¬
Ú
&'
9M    
    +     :>fhw<     W $


¼O 




..\Middlewares\HIDOLibrary\ATLiteCore\HIDO_ATLiteParse.cú¯
%

     (-%3
 5[    


tO 




..\Middlewares\HIDOLibrary\ATLiteCore\HIDO_ATLiteParse.c¸®


&


Œ€
 




..\Middlewares\HIDOLibrary\Include\..\Middlewares\HIDOLibrary\Queue\HIDO_BaseQueue.cHIDO_BaseQueue.h


hH 




..\Middlewares\HIDOLibrary\Queue\HIDO_BaseQueue.c"±
ü




hH 




..\Middlewares\HIDOLibrary\Queue\HIDO_BaseQueue.c±
÷




¸H 




..\Middlewares\HIDOLibrary\Queue\HIDO_BaseQueue.c®°
×
&$B    !
k    (    ( .,


€H 




..\Middlewares\HIDOLibrary\Queue\HIDO_BaseQueue.cX±
Æ
    
x    !


€H 




..\Middlewares\HIDOLibrary\Queue\HIDO_BaseQueue.c@±
5
    
x    


ŒH 




..\Middlewares\HIDOLibrary\Queue\HIDO_BaseQueue.cT°
#
    
w-


ŒH 




..\Middlewares\HIDOLibrary\Queue\HIDO_BaseQueue.c€°

    
x#-


|H 




..\Middlewares\HIDOLibrary\Queue\HIDO_BaseQueue.c(±
    
    z


$


 




C:\Keil_v5\ARM\ARMCC\Bin\..\include\..\Middlewares\HIDOLibrary\Include\..\Middlewares\HIDOLibrary\ATLiteCore\HIDO_ATLite.cstdarg.h
stdio.h
stdlib.h
HIDO_Util.hHIDO_FSM.hHIDO_Timer.hHIDO_Debug.hHIDO_ATLite.hHIDO_ATLiteParse.h

th
 




..\Middlewares\HIDOLibrary\Include\HIDO_ATLite.h
HIDO_TypeDef.h
HIDO_FSM.h


¸J 




..\Middlewares\HIDOLibrary\ATLiteCore\HIDO_ATLite.cô­


!    -


€J 




..\Middlewares\HIDOLibrary\ATLiteCore\HIDO_ATLite.cX®
«

    
|


lJ 




..\Middlewares\HIDOLibrary\ATLiteCore\HIDO_ATLite.c¬®Œ





¬J 




..\Middlewares\HIDOLibrary\ATLiteCore\HIDO_ATLite.cÈ®
Ý
(
     '!-#  ?o'



ˆJ 




..\Middlewares\HIDOLibrary\ATLiteCore\HIDO_ATLite.cT­
7
"2    !"
,

€J 




..\Middlewares\HIDOLibrary\ATLiteCore\HIDO_ATLite.c¬­
Ç
&    3;4



pJ 




..\Middlewares\HIDOLibrary\ATLiteCore\HIDO_ATLite.c$¯


&


pJ 




..\Middlewares\HIDOLibrary\ATLiteCore\HIDO_ATLite.c4¯


&


ˆJ 




..\Middlewares\HIDOLibrary\ATLiteCore\HIDO_ATLite.ct®
"
     @ |
&


pJ 




..\Middlewares\HIDOLibrary\ATLiteCore\HIDO_ATLite.cœ­
Ö




ÔÈ
 




C:\Keil_v5\ARM\ARMCC\Bin\..\include\..\Middlewares\HIDOLibrary\Include\..\Middlewares\HIDOLibrary\Debug\HIDO_Shell.cstring.h
HIDO_Shell.hHIDO_Input.hHIDO_Util.h

´D 




..\Middlewares\HIDOLibrary\Debug\HIDO_Shell.c4À
Ö

!    

s     '&-&Hx3


pD 




..\Middlewares\HIDOLibrary\Debug\HIDO_Shell.c$Á
Ã

    !


ÌD 




..\Middlewares\HIDOLibrary\Debug\HIDO_Shell.c”À
Ž

    ~
%g&    }
3     9?.v    


dD 




..\Middlewares\HIDOLibrary\Debug\HIDO_Shell.cèÁó




¤D 




..\Middlewares\HIDOLibrary\Debug\HIDO_Shell.cTÁ
Ê
         A~    *-yg




dD 




..\Middlewares\HIDOLibrary\Debug\HIDO_Shell.cÁå




pD 




..\Middlewares\HIDOLibrary\Debug\HIDO_Shell.cø¿
:
i



dD 




..\Middlewares\HIDOLibrary\Debug\HIDO_Shell.cHÁ





øï
 




C:\Keil_v5\ARM\ARMCC\Bin\..\include\..\Middlewares\HIDOLibrary\Include\..\Middlewares\HIDOLibrary\Debug\HIDO_Input.cstdio.h
stdint.h
string.h
HIDO_Input.hHIDO_Shell.hHIDO_Util.hHIDO_Timer.h

ti
 




..\Middlewares\HIDOLibrary\Include\HIDO_Shell.h
HIDO_TypeDef.h
HIDO_Input.h


dY
 




..\Middlewares\HIDOLibrary\Include\HIDO_Input.h
HIDO_TypeDef.h



D 




..\Middlewares\HIDOLibrary\Debug\HIDO_Input.c”¾
¤

    $ 3 ' .!3#!-!/-!3#!-!/-h\y:~7$
Ê


lD 




..\Middlewares\HIDOLibrary\Debug\HIDO_Input.c¬¿ò





D 




..\Middlewares\HIDOLibrary\Debug\HIDO_Input.cšµ
±

|.        }        } }  }      }L7



ÄD 




..\Middlewares\HIDOLibrary\Debug\HIDO_Input.cδ
È
    . R&&&&&r R&&&&&r h



4D 




..\Middlewares\HIDOLibrary\Debug\HIDO_Input.c„»
¤
 A5.&45Wx7\;~+$ 0, /&,2&39,,,d   -!5@ /,4AWx7\;,~+$ /#85[x7`?,~+$ í~
–



dD 




..\Middlewares\HIDOLibrary\Debug\HIDO_Input.cÀ¿





„D 




..\Middlewares\HIDOLibrary\Debug\HIDO_Input.c`¶
ƒ
     @.,&<_~7dC ~+#~ , .&D'Q&PC|7Km , -.!" )G4z&,P.h .@-J&,P.m  -!> .7,<_~7dC, ~+$~ .7 #@c~7hG, ~+$~ .2!L,D


0»!
2&Wu !%'~ ”~
î



|D 




..\Middlewares\HIDOLibrary\Debug\HIDO_Input.c²´
‹

F~%'



tD 




..\Middlewares\HIDOLibrary\Debug\HIDO_Input.cš´¡

A~%%



œ
 




..\Middlewares\HIDOLibrary\Include\..\Middlewares\HIDOLibrary\Queue\HIDO_VLQueue.cHIDO_BaseQueue.h
HIDO_VLQueue.h


xo
 




..\Middlewares\HIDOLibrary\Include\HIDO_VLQueue.h
HIDO_TypeDef.h
HIDO_BaseQueue.h


h]
 




..\Middlewares\HIDOLibrary\Include\HIDO_BaseQueue.h
HIDO_TypeDef.h


F 




..\Middlewares\HIDOLibrary\Queue\HIDO_VLQueue.clÉ
ã
 &    '
u&'


ˆF 




..\Middlewares\HIDOLibrary\Queue\HIDO_VLQueue.c|È
Õ
!    
|&'


ŒF 




..\Middlewares\HIDOLibrary\Queue\HIDO_VLQueue.cÔÈ
À

u    -    -

ˆF 




..\Middlewares\HIDOLibrary\Queue\HIDO_VLQueue.c¨È
2
!    
|&'


¤F 




..\Middlewares\HIDOLibrary\Queue\HIDO_VLQueue.cÉ
(
p    -    ?8 


˵
 




..\Middlewares\HIDOLibrary\Include\C:\Keil_v5\ARM\ARMCC\Bin\..\include\..\Middlewares\HIDOLibrary\Queue\HIDO_ArraryQueue.cHIDO_ArraryQueue.h
string.h

h_
 




..\Middlewares\HIDOLibrary\Include\HIDO_ArraryQueue.h
HIDO_TypeDef.h


TI
 




..\Middlewares\HIDOLibrary\Include\HIDO_TypeDef.h


„J 




..\Middlewares\HIDOLibrary\Queue\HIDO_ArraryQueue.cį

    '
|>-


tJ 




..\Middlewares\HIDOLibrary\Queue\HIDO_ArraryQueue.cŒ¯
'

>

„J 




..\Middlewares\HIDOLibrary\Queue\HIDO_ArraryQueue.cD¯
 
    '
|,?


tJ 




..\Middlewares\HIDOLibrary\Queue\HIDO_ArraryQueue.c¨¯
1

>

pJ 




..\Middlewares\HIDOLibrary\Queue\HIDO_ArraryQueue.cz¯




ÔÉ
 




C:\Keil_v5\ARM\ARMCC\Bin\..\include\..\Middlewares\HIDOLibrary\Include\..\Middlewares\HIDOLibrary\Util\HIDO_Util.cstdio.h
string.h
stdlib.h
stdarg.h
HIDO_Util.h

dX
 




..\Middlewares\HIDOLibrary\Include\HIDO_Util.h
HIDO_TypeDef.h


 B 




..\Middlewares\HIDOLibrary\Util\HIDO_Util.c\Å
Ó    

    %     $     
!p


hB 




..\Middlewares\HIDOLibrary\Util\HIDO_Util.c|Ä
ü

 


|B 




..\Middlewares\HIDOLibrary\Util\HIDO_Util.cvÇ
ë
!2    


ˆB 




..\Middlewares\HIDOLibrary\Util\HIDO_Util.c\È
¤

     
w


B 




..\Middlewares\HIDOLibrary\Util\HIDO_Util.cüÄ
‘
     u
    z


ÐB 




..\Middlewares\HIDOLibrary\Util\HIDO_Util.cÜÃ
Ô
 $>    
mKO    -    28 #y


„B 




..\Middlewares\HIDOLibrary\Util\HIDO_Util.cZÄ

    

w"    $


HB 




..\Middlewares\HIDOLibrary\Util\HIDO_Util.cÅ
‘

     
ø
Œ~+     9     !-`'w     %1-0i%$('---)i($$(s    $Ö~ ¯
 '—~%æ



|B 




..\Middlewares\HIDOLibrary\Util\HIDO_Util.c¦Çà
    ,|



|B 




..\Middlewares\HIDOLibrary\Util\HIDO_Util.c¾ÄÒ
    &|



|B 




..\Middlewares\HIDOLibrary\Util\HIDO_Util.cÞÄÅ
    &}



œB 




..\Middlewares\HIDOLibrary\Util\HIDO_Util.cÈ
)
&    (     &}    "



˜B 




..\Middlewares\HIDOLibrary\Util\HIDO_Util.c΀
 
%3G



°B 




..\Middlewares\HIDOLibrary\Util\HIDO_Util.cÈÇ

3    
t      !    'y



ÐÆ
 




C:\Keil_v5\ARM\ARMCC\Bin\..\include\..\Middlewares\HIDOLibrary\Include\..\Middlewares\HIDOLibrary\Util\HIDO_Timer.cstdio.h
HIDO_Timer.hHIDO_Debug.hHIDO_Lock.h

¨C 




..\Middlewares\HIDOLibrary\Util\HIDO_Timer.cˆÂ
ù

     -]3-)&.M,j%



dC 




..\Middlewares\HIDOLibrary\Util\HIDO_Timer.c|Âã




hC 




..\Middlewares\HIDOLibrary\Util\HIDO_Timer.c|ÃÝ
&
>


€C 




..\Middlewares\HIDOLibrary\Util\HIDO_Timer.côÁ
Ï

|&'


C 




..\Middlewares\HIDOLibrary\Util\HIDO_Timer.c$Ã
>
    
x&&,& !


¨C 




..\Middlewares\HIDOLibrary\Util\HIDO_Timer.cÂ

    

m     -&D{     


H>
 




../Drivers/CMSIS/Include/cmsis_armcc.h


TI
 




..\Middlewares\HIDOLibrary\Include\HIDO_Typedef.h


Ìm 




../Drivers/CMSIS/Include/..\Middlewares\HIDOLibrary\Util\HIDO_Lock.ccmsis_armcc.h
¤Ã
€

€
y ( ×


¨~


Èm 




../Drivers/CMSIS/Include/..\Middlewares\HIDOLibrary\Util\HIDO_Lock.ccmsis_armcc.h
È¿


ó~
    { è


—~
&

ØÏ
 




C:\Keil_v5\ARM\ARMCC\Bin\..\include\..\Middlewares\HIDOLibrary\Include\..\Middlewares\HIDOLibrary\Util\HIDO_FSM.cstdio.h
string.h
HIDO_FSM.hHIDO_Timer.hHIDO_Debug.h

dY
 




..\Middlewares\HIDOLibrary\Include\HIDO_Timer.h
HIDO_TypeDef.h


”ˆ
 




..\Middlewares\HIDOLibrary\Include\C:\Keil_v5\ARM\ARMCC\Bin\..\include\HIDO_FSM.h
HIDO_TypeDef.h
stdarg.h

TI
 




..\Middlewares\HIDOLibrary\Include\HIDO_TypeDef.h


pA 




..\Middlewares\HIDOLibrary\Util\HIDO_FSM.cܳ
þ

,&
8

A 




..\Middlewares\HIDOLibrary\Util\HIDO_FSM.cx~
‰
#&         &J{1 



pA 




..\Middlewares\HIDOLibrary\Util\HIDO_FSM.c̳
Ò

    
}


°A 




..\Middlewares\HIDOLibrary\Util\HIDO_FSM.c\³
ª

(&
l '    &|


ØA 




..\Middlewares\HIDOLibrary\Util\HIDO_FSM.c´
8
) *.        ' &      9'{ ;j%         G}%1


 A 




..\Middlewares\HIDOLibrary\Util\HIDO_FSM.c:~

*,#         !
?q)


¬A 




..\Middlewares\HIDOLibrary\Util\HIDO_FSM.c”²
à
 +     N-U,     2w     


ŒA 




..\Middlewares\HIDOLibrary\Util\HIDO_FSM.c~
"
!    
 v%    2


ȼ
 




C:\Keil_v5\ARM\ARMCC\Bin\..\include\..\decadriver\..\decadriver\deca_params_init.cstdio.h
stdlib.h
deca_regs.hdeca_device_api.hdeca_param_types.h

ti
 




..\decadriver\C:\Keil_v5\ARM\ARMCC\Bin\..\include\deca_param_types.h
stdint.h

àÔ
 




C:\Keil_v5\ARM\ARMCC\Bin\..\include\..\decadriver\../APL/..\decadriver\deca_device.cstddef.h
deca_param_types.hdeca_regs.hdeca_device_api.hdw_driver.hdeca_device.c

th
 




..\decadriver\C:\Keil_v5\ARM\ARMCC\Bin\..\include\deca_device_api.h
stdint.h

ˆ3 




..\decadriver\deca_device.c
$<

Ç
    +z    '--z
 1


˜3 




..\decadriver\deca_device.c
®;

˜
    !    - ! 




Ì3 




..\decadriver\deca_device.c
<

ß
    y
{    ,    !_     ,!     +    &.



X3 




..\decadriver\deca_device.c
<

Ê

'


t3 




..\decadriver\deca_device.c
\9

°
%'.')



l3 




..\decadriver\deca_device.c
$=

Ý
-.    
'


t3 




..\decadriver\deca_device.c
49

¤
    #~    
 


h3 




..\decadriver\deca_device.c
9

‡
!
,


X3 




..\decadriver\deca_device.c
,9

æ 




d3 




..\decadriver\deca_device.c
ø*

Ð 
,
&


X3 




..\decadriver\deca_device.c
ž;



,


X3 




..\decadriver\deca_device.c
Œ;

ê

,


`3 




..\decadriver\deca_device.c
è=

º
&!



x3 




..\decadriver\deca_device.c
Ä=

ˆ

j    
|.



X3 




..\decadriver\deca_device.c
€<

î

&


X3 




..\decadriver\deca_device.c
<

Û

&


x
3 




..\decadriver\deca_device.c
ô6

«
 } 
y#5}8    ~    '!'L;;L-     z&+ uA1‹7    9$+     !:,.    8%xm# &!



x3 




..\decadriver\deca_device.c
 +

ï
    /~    |



$
3 




..\decadriver\deca_device.c
¬9



 ~!3,!-     ,' "         /     (" &)



p3 




..\decadriver\deca_device.c
D,

ð

.,.
#


h3 




..\decadriver\deca_device.c
>

³
-~'
,


l3 




..\decadriver\deca_device.c
,

‹
--



h3 




..\decadriver\deca_device.c
ô:

Ž    
-    3



Ø3 




..\decadriver\deca_device.c
\+

ë
    +j

„+
    ó
    '    z%&n     !    {,
3    t-


p3 




..\decadriver\deca_device.c
n=

Ç    
~    }
/


`3 




..\decadriver\deca_device.c
X=

«    

)


”3 




..\decadriver\deca_device.c
Œ=

æ
     ~
u     #    ~     n %



X3 




..\decadriver\deca_device.c
H;

þ

 


|3 




..\decadriver\deca_device.c
 ;

î
-z ~



Œ3 




..\decadriver\deca_device.c
T;

±

u     #    ~     n  



ìâ
 




..\radio\../Core/Inc/../Drivers/STM32L0xx_HAL_Driver/Inc/../HAL/..\radio\sx126x-board.cdelay.h
radio.h
sx126x.h
sx126x-board.h
main.hstm32l0xx_hal_spi.hSpi.hsx126x-board.c


H/ 




..\radio\sx126x-board.c
âí
ö




H/ 




..\radio\sx126x-board.c
äí
ñ




L/ 




..\radio\sx126x-board.c
°îë





T/ 




..\radio\sx126x-board.c
èó
Ü





Œ/ 




..\radio\sx126x-board.c
èï
É

 '    $~%'



ˆ/ 




..\radio\sx126x-board.c
ö
·

 '    $~'



X/ 




..\radio\sx126x-board.c
ð
°

 



/ 




..\radio\sx126x-board.c
 ð
œ

 '    $~%'



T/ 




..\radio\sx126x-board.c
°ö
—


 


Œ/ 




..\radio\sx126x-board.c
¼ö
‚

 '    $~'



ˆ/ 




..\radio\sx126x-board.c
@ð
ð
 '    $~%'



ˆ/ 




..\radio\sx126x-board.c
dö
Ú
!'    $~'    



h/ 




..\radio\sx126x-board.c
àõ
Í
&(



X/ 




..\radio\sx126x-board.c
Äõ
Ç

,


d/ 




..\radio\sx126x-board.c
üð
>
& &



`/ 




..\radio\sx126x-board.c
¬

5
>



`/ 




..\radio\sx126x-board.c
÷
$
    -
&



¢
 




C:\Keil_v5\ARM\ARMCC\Bin\..\include\..\radio\..\radio\sx126x.cmath.h
string.h
sx126x.hsx126x-board.hdelay.hsx126x.c

P) 




..\radio\sx126x.c
|î
Å

 


¨) 




..\radio\sx126x.c
´î
–
¨~%Ú
  
 k&&
 r&%Z &



P) 




..\radio\sx126x.c
hï
ù
&
'


P) 




..\radio\sx126x.c
@ñ
æ

&


à) 




..\radio\sx126x.c
°ò
œ

y%             % 
     W |     


°) 




..\radio\sx126x.c
øñ
ï

y%            %|
    e\>


Ä) 




..\radio\sx126x.c
õ
Å
    |r    ,     i     - ~x
1              !
&


P) 




..\radio\sx126x.c
dó
¹
 
&


€) 




..\radio\sx126x.c
ϗ
¦

|
|    >
 


P) 




..\radio\sx126x.c
î

&



d) 




..\radio\sx126x.c
Âñ
þ

&


T) 




..\radio\sx126x.c
˜ò
î

&


¤) 




..\radio\sx126x.c
èíÑ

}
}    
    
    
    
    
&


L) 




..\radio\sx126x.c
Žó
Ä

&


L) 




..\radio\sx126x.c
êñ
¿

&


L) 




..\radio\sx126x.c
¼ô
º

&


L) 




..\radio\sx126x.c
õ
°

&


P) 




..\radio\sx126x.c
Tñ
ª
&



d) 




..\radio\sx126x.c
Lô
œ
&



`) 




..\radio\sx126x.c
ô
Ž
!
&


T) 




..\radio\sx126x.c
|ô
Û

&



\) 




..\radio\sx126x.c
ôó
‚

 


p) 




..\radio\sx126x.c
õ
¹


}  



`) 




..\radio\sx126x.c
lñ
§


z     



`) 




..\radio\sx126x.c
ñ
•


z     



T) 




..\radio\sx126x.c
Êô


 



T) 




..\radio\sx126x.c
0ñ
‰





\) 




..\radio\sx126x.c
Üô
ö


 


p) 




..\radio\sx126x.c
<ï
ü

    
~ 



t) 




..\radio\sx126x.c
ە
ƒ
»~%É
O    ')



H) 




..\radio\sx126x.c
0ïÁ




P) 




..\radio\sx126x.c
€óø


&


h) 




..\radio\sx126x.c
\î
ì
|
P    



H) 




..\radio\sx126x.c
¤îè




`) 




..\radio\sx126x.c
Äï
Ô




l) 




..\radio\sx126x.c
˜ô
ã

&    ~    |
    z


L) 




..\radio\sx126x.c
´ñ
•

&


@
7

 




../Drivers/STM32L0xx_HAL_Driver/Inc/../Core/Inc/C:\Keil_v5\ARM\ARMCC\Bin\..\include\..\radio\..\radio\radio.cstm32l0xx_hal.h
stm32l0xx_hal_conf.hmain.hmath.hstring.hstdbool.hdelay.hradio.hsx126x.hsx126x-board.hstm32l0xx_hal_gpio.h
radio.c

pf
 




..\radio\C:\Keil_v5\ARM\ARMCC\Bin\..\include\radio.h
stdint.hstdbool.h


( 




..\radio\radio.c
Àà
¬
    3     .     & .    G .     .    ) {%22     .



D( 




..\radio\radio.c
rà“




x( 




..\radio\radio.c
Ðâ
î
    ~
         z

    u


L( 




..\radio\radio.c
â
ß




L( 




..\radio\radio.c
è
Ú




L( 




..\radio\radio.c
â
Õ




L( 




..\radio\radio.c
øç
Ð




L( 




..\radio\radio.c
â
Ë




X( 




..\radio\radio.c
,æ
Á




L( 




..\radio\radio.c
jæ
·




L( 




..\radio\radio.c
ôä
²




d( 




..\radio\radio.c
Xâ
 
%    !|



x( 




..\radio\radio.c
ˆâ
è

*    ~    
(    u


è( 




..\radio\radio.c
tæ
À

y
}c~QfYjv~mev|3%l|“sK    pv{m!q9# ! !
<


D( 




..\radio\radio.c
à¼




h
( 




..\radio\radio.c
üä
ã
 
{ ff}
~ "  ‹
 ø~eY   -' v Û ¨eY 



ˆ
( 




..\radio\radio.c
dã
ö
'
|     | g| &+   U! í
 –~eY   ª
6-T' v ~eY 



L( 




..\radio\radio.c
`æ
ˆ




t( 




..\radio\radio.c
Øá
Ö

    |1



h( 




..\radio\radio.c
¨á
¶
u 



d( 




..\radio\radio.c
$â

+    !|



X( 




..\radio\radio.c
@æ
þ
2



L( 




..\radio\radio.c
Èâ
±




|( 




..\radio\radio.c
üâ
š
    y
    
    w !



t( 




..\radio\radio.c
,ã
ÿ
    |    z



d( 




..\radio\radio.c
Tà
‹
     7
 x
 z



h( 




..\radio\radio.c
xà
ø
   %



H( 




..\radio\radio.c
퇬




ˆ( 




..\radio\radio.c
 à
ä

}    
 
~    >% '
    t
Qw



ø
 




C:\Keil_v5\ARM\ARMCC\Bin\..\include\..\radio\../Core/Inc/../APL/..\radio\Lora.cmath.h
string.h
sx126x.hsx126x-board.hdelay.hLora.huser.hstdio.h
main.hstdlib.h
dw_mbx_tag.hLora.c

ÜÒ
 




../APL/../decadriver/../HAL/../radio/../Core/Inc/dw_mbx_tag.h
dw_app.h
deca_device_api.hdeca_regs.hdw_driver.h
Spi.hglobal_param.h
lora.hradio.hmain.h

pf
 




..\radio\C:\Keil_v5\ARM\ARMCC\Bin\..\include\radio.h
stdint.hstdbool.h

pg
 




..\radio\C:\Keil_v5\ARM\ARMCC\Bin\..\include\sx126x.h
stdint.hstdbool.h

h' 




..\radio\Lora.c
œÏ
ù

 9



T' 




..\radio\Lora.c
`Ù
Ú

8



T' 




..\radio\Lora.c
ˆÙ
Î

8



P' 




..\radio\Lora.c
ÄÙ
Ç


8


x' 




..\radio\Lora.c
¤ 

ã


x
x w
k


€' 




..\radio\Lora.c
Ù
·

    
    
~      !'



P' 




..\radio\Lora.c
°Ù
ù




T( 




..\radio\delay.c
̌


'


T( 




..\radio\delay.c
L{






( 




..\radio\delay.c
Z{

    !)19AIQ#+3;CK#+3;CK    !)19AIQ#+3;CK#+3;CK    ! x




È¿
 




..\APL\C:\Keil_v5\ARM\ARMCC\Bin\..\include\../Core/Inc/..\APL\lis3dh_driver.clis3dh_driver.h
stdlib.hmath.hmain.hglobal_param.h
lis3dh_driver.c


Œ€
 




..\APL\C:\Keil_v5\ARM\ARMCC\Bin\..\include\../Core/Inc/lis3dh_driver.h
math.hstdint.hmain.h

À. 




..\APL\lis3dh_driver.c
+Ç
..-u%

c 44



Œ. 




..\APL\lis3dh_driver.c
dÍ
Ð
 !   !!



T. 




..\APL\lis3dh_driver.c
^Î:§




t. 




..\APL\lis3dh_driver.c
*Î
ã




T. 




..\APL\lis3dh_driver.c
ÐÍ*¹
.



T. 




..\APL\lis3dh_driver.c
Î4–




x. 




..\APL\lis3dh_driver.c
âÍ
Ñ
 



`. 




..\APL\lis3dh_driver.c
\Ë
Ó

3-&
&


˜. 




..\APL\lis3dh_driver.c
øÊ
¡

}    &-&&q 



. 




..\APL\lis3dh_driver.c
ÜË
ð

~&,
u    +&



 . 




..\APL\lis3dh_driver.c
”Ê
º
    ~&&7y         
    |

h. 




..\APL\lis3dh_driver.c
PÊ
‘
'&&
&


h. 




..\APL\lis3dh_driver.c
Ê
†
'&&
&


l. 




..\APL\lis3dh_driver.c
˜Ë
ß

'&'&



 
. 




..\APL\lis3dh_driver.c
f6
5

    !)19AIQ#+3;CK#+3;CK    !)19AIQ#+3;CK#+3;CK    ! y
    


¤
˜

 




../Drivers/STM32L0xx_HAL_Driver/Inc/C:\Keil_v5\ARM\ARMCC\Bin\..\include\..\APL\../HIDOLibrary/Include/../HAL/../FML/../FML/Internet/..\APL\Shell.cstm32l0xx_hal.h
stdlib.hstring.hAppConfig.hShell.hHIDO_Shell.hHIDO_Util.hHIDO_Debug.hGPIO.hDBG.hHIDO_ATLite.hModule.hHIDO_Log.hSocket.hUart.hSPIFlash.hglobal_param.h

xl
 




../FML/Internet/../HIDOLibrary/Include/Socket.h
HIDO_TypeDef.hHIDO_VLQueue.h

h]
 




../HIDOLibrary/Include/HIDO_Shell.h
HIDO_TypeDef.h
HIDO_Input.h


L& 




..\APL\Shell.c
 ü
ƒ
!



D& 




..\APL\Shell.c
L
ÿ




D& 




..\APL\Shell.c
Tøú




P& 




..\APL\Shell.c
¤ü
ï
]



d& 




..\APL\Shell.c
Øü
Ð

}    \




t& 




..\APL\Shell.c
4ü
Á
    ~
    P
}Q



D& 




..\APL\Shell.c
,ý»




@& 




..\APL\Shell.c
0ý
¶



¤& 




..\APL\Shell.c
Àþ
‹
    
}
    R  $33P    Q



€& 




..\APL\Shell.c
ˆú
û
    
}
    R   Q



|& 




..\APL\Shell.c
„ÿ
í
    
}
    RQ



°& 




..\APL\Shell.c
ø
Î
    
}
    R
    R
    nSPP

¸& 




..\APL\Shell.c
ü


ª
    
{
}    Q
j!.%&6%    '    -"P



œ& 




..\APL\Shell.c
üÿ
‘
    
{
}    Q
u, ,,-P



”& 




..\APL\Shell.c
¸

ú
    
{
}    Q
v,,,-P



`& 




..\APL\Shell.c
$

í
\



`& 




..\APL\Shell.c
l

à
\



¸& 




..\APL\Shell.c
È

½
    
{
}    Q
j!*%&2%    '    -"P



d& 




..\APL\Shell.c
xù
¯
~ž]



ˆ& 




..\APL\Shell.c
Ð

š
    
}
    R    R
    x

& 




..\APL\Shell.c
¨

„
    
}
    R    CR
    x

Œ& 




..\APL\Shell.c
d

í
    
}
    R!'    +R
    x

x& 




..\APL\Shell.c


Ü
    3~    R
    wV

H& 




..\APL\Shell.c
¸

×




d& 




..\APL\Shell.c
ø
É

    ]
}


d& 




..\APL\Shell.c
T

¿
\2,



T& 




..\APL\Shell.c
lý
·
]



T& 




..\APL\Shell.c
¤ý
¯
]



T& 




..\APL\Shell.c
4ý
§
]



T& 




..\APL\Shell.c
Xø
Ÿ
]



h& 




..\APL\Shell.c
û
Œ
    +Vhhi



d& 




..\APL\Shell.c
üù
€

    ]




d& 




..\APL\Shell.c
Dú
ô


    ]




D& 




..\APL\Shell.c
Tþð





t& 




..\APL\Shell.c
Üý
á

    ~
    P
}Q



d& 




..\APL\Shell.c
Xþ
Ä


    \




L& 




..\APL\Shell.c
´þ
½





D& 




..\APL\Shell.c
´
¹





D& 




..\APL\Shell.c
P
³





& 




..\APL\Shell.c
l


–

    
{
}    Q
s"    3"P



& 




..\APL\Shell.c
”

ü
    
{
}    Q
s"    3"P



ôé
 




..\APL\C:\Keil_v5\ARM\ARMCC\Bin\..\include\../HAL/../radio/..\APL\serial_at_cmd_app.cserial_at_cmd_app.h
global_param.h
string.hstdio.hdw_app.h
flash.hdelay.hserial_at_cmd_app.c


°¦
 




../Drivers/CMSIS/Include/C:\Keil_v5\ARM\ARMCC\Bin\..\include\core_cm0plus.h
stdint.hcmsis_version.h
cmsis_compiler.h
mpu_armv7.h


lc
 




..\APL\C:\Keil_v5\ARM\ARMCC\Bin\..\include\serial_at_cmd_app.h
stdint.h

´
^ 




..\APL\../Drivers/CMSIS/Include/serial_at_cmd_app.c
core_cm0plus.h<'

Û
z}
x    .    C %|#&4ß
Ÿy
$^ |
g??A
w



¸2 




..\APL\serial_at_cmd_app.c
À&

2
    l
    
]    &&}    &} 


˜2 




..\APL\serial_at_cmd_app.c
D÷

&~72-
9


PF
 




..\APL\..\APL\WS2812.cWS2812.h
WS2812.c


H' 




..\APL\WS2812.c
ø
¡
&


h' 




..\APL\WS2812.c
Ä÷
ã
&'



P' 




..\APL\WS2812.c
üÜ
Ü

!


˜' 




..\APL\WS2812.c
Ý
Ï
z
    x

{
~



°' 




..\APL\WS2812.c
¨Þ
ý




¨' 




..\APL\WS2812.c
àÝ
ž





¨' 




..\APL\WS2812.c
XÝ
¿





¨' 




..\APL\WS2812.c
Dß
à





¨' 




..\APL\WS2812.c
DÞ





\' 




..\APL\WS2812.c
¼Ý)




`' 




..\APL\WS2812.c
ß




P' 




..\APL\WS2812.c
DB

 



|s
 




..\APL\../decadriver/..\APL\dw_driver.cdw_driver.h
deca_device_api.hdw_driver.c


x* 




..\APL\dw_driver.c
è

#(+-



X* 




..\APL\dw_driver.c
X6






h^
 




..\APL\..\APL\dw_mbx_tag.cdw_mbx_tag.h
WS2812.h
dw_mbx_tag.c


`+ 




..\APL\dw_mbx_tag.c
ÜA



!    ~+



Œ
+ 




..\APL\dw_mbx_tag.c
¤Õ
‰

      &$$}    &$}1'    ,- -~&9&    }¾Â28! u+ "        )



l+ 




..\APL\dw_mbx_tag.c
ìx
û

~
~C





+ 




..\APL\dw_mbx_tag.c
dw
3
 
~ (T1
 |     }- {.8,(x | #& !  ,#}&,} 1




ø
 




C:\Keil_v5\ARM\ARMCC\Bin\..\include\..\APL\../decadriver/../HAL/../radio/..\APL\dw_app.cstring.h
math.h
dw_app.hdeca_device_api.hdeca_regs.hdw_driver.hSpi.hglobal_param.hstdio.h
CRC.h

h' 




..\APL\dw_app.c
$"

Ž

     }




d' 




..\APL\dw_app.c
Ðx
ú
    
}    



p' 




..\APL\dw_app.c
è{
Þ




@5
 




C:\Keil_v5\ARM\ARMCC\Bin\..\include\..\APL\../Drivers/STM32L0xx_HAL_Driver/Inc/../HIDOLibrary/Include/../FML/Internet/../FML/../Core/Inc/../FML/Internet/Module/AIR780E/../HAL/../decadriver/../radio/..\APL\App.cstring.h
math.h
stdio.h
App.hstm32l0xx_hal.hHIDO_Timer.hModule.hGPS.hmain.hDBG.hglobal_param.hAIR780EDriver.hUart.h    Internet.hHIDO_ATLite.hUDPClient.hSPIFlash.hdw_driver.hdeca_device_api.h
dw_app.hLora.hradio.hWS2812.hdw_mbx_tag.h

ÜÒ
 




..\APL\../decadriver/../HAL/../radio/../Core/Inc/dw_mbx_tag.h
dw_app.h
deca_device_api.hdeca_regs.hdw_driver.h
Spi.hglobal_param.h
lora.hradio.hmain.h

h$ 




..\APL\App.c
LÓ
§
    V~              '  {    (     
    !M+ 
î    —      2
Ü ¨ x
Ô°  !D
:Km.o!! {
-`!! {.!@%M™
ð


$ 




..\APL\App.c
(


    }    ~    &     w,22>
D


„$ 




..\APL\App.c
L 

ü


    *    !
'


ˆ$ 




..\APL\App.c
è

ê


    *    !&



<
$ 




..\APL\App.c
€Ú
á

        !            !    !${{! ,D      
T
C    w& &&
*


 $ 




..\APL\App.c
ìÙ
Â

    !~     !{L+        -
    p


l$ 




..\APL\App.c
8Ì
½
    
~ 3 



l$ 




..\APL\App.c
˜Ì
Ù
!8&&'‡
(


€$ 




..\APL\App.c
¸É
Å

|,|1

 


ÐÄ
 




..\APL\../HAL/../FML/C:\Keil_v5\ARM\ARMCC\Bin\..\include\../radio/..\APL\global_param.cglobal_param.h
Flash.hSPIFlash.hAppConfig.h
string.hdelay.h

è- 




..\APL\global_param.c
¸@


-~    "[                    !



t- 




..\APL\global_param.c
B


&&}&



€
u

 




..\APL\../FML/Internet/../HIDOLibrary/Include/C:\Keil_v5\ARM\ARMCC\Bin\..\include\../FML/../Drivers/STM32L0xx_HAL_Driver/Inc/..\APL\UDPClient.cUDPClient.h
Socket.hHIDO_Debug.hInternet.hstdio.hstring.hHIDO_Timer.hHIDO_Util.hglobal_param.h
SPIFlash.hAppConfig.h
DBG.hstm32l0xx_hal.hUDPClient.c


”‰
 




../FML/Internet/../HIDOLibrary/Include/../FML/Socket.h
HIDO_TypeDef.hHIDO_VLQueue.hInternet/Socket.h

H=
 




../HIDOLibrary/Include/HIDO_TYpeDef.h


P* 




..\APL\UDPClient.c
 

Å
-



€* 




..\APL\UDPClient.c
¤!

‚

{
{    8 3,



œ* 




..\APL\UDPClient.c
ø 

Þ

{
{~    ~{     !,     -,



”* 




..\APL\UDPClient.c
$ 

°
    ~    
    d    $ ' p~X

 * 




..\APL\UDPClient.c
´

¤
~
}
}" z›
¡ x‘
+    "



˜* 




..\APL\UDPClient.c
¤ 

õ
 |
 1,
     Z
 c



˜* 




..\APL\UDPClient.c
(

Í
"    
%v  nn
66111(111
1    Ž~7-4 !:(| :L+      -. K :!2%> 7    
- ..-2,8?     -    ,     -.#-.(     E0d"    ", 9   {     2 3
 l  &2& 2:}& &    #



D8
 




..\HAL\..\HAL\Flash.cFlash.h


„& 




..\HAL\Flash.c
À}
é
&    |%
~



\& 




..\HAL\Flash.c
¬|
×

    ~



„& 




..\HAL\Flash.c
l|
&

-~

e



œ$ 




..\HAL\ADC.c

'
E˜ } c¤     "
 


„$ 




..\HAL\ADC.c
…
 
?'|2cª  
 


T$ 




..\HAL\ADC.c
ð„
 '
!


la
 




..\HAL\../decadriver/..\HAL\Spi.cSpi.h
deca_device_api.hSpi.c


 $ 




..\HAL\Spi.c
„A

à
'
    ~        z                z    



 $ 




..\HAL\Spi.c
PB

-
'
    ~        |            |



T$ 




..\HAL\Spi.c
X(


    -
&



H$ 




..\HAL\Spi.c
Ô

}



Œ
 




../Drivers/STM32L0xx_HAL_Driver/Inc/..\HAL\..\HAL\SPI_hal.cstm32l0xx_hal.h
SPI_hal.hSPI_hal.c

\R
 




..\HAL\../HIDOLibrary/Include/SPI_hal.h
HIDO_TypeDef.h

L( 




..\HAL\SPI_hal.c
üìÓ




l( 




..\HAL\SPI_hal.c
Ìì
;

yR
x



L( 




..\HAL\SPI_hal.c
Äí
+
?



,
#

 




C:\Keil_v5\ARM\ARMCC\Bin\..\include\../Drivers/STM32L0xx_HAL_Driver/Inc/../HIDOLibrary/Include/..\HAL\..\HAL\UART.cstring.h
stm32l0xx_hal.hstdio.h
HIDO_Util.hHIDO_VLQueue.hHIDO_ArraryQueue.hHIDO_Lock.hHIDO_ATLite.hUart.hUART.c

XO
 




..\HAL\../HIDOLibrary/Include/Uart.h
HIDO_TypeDef.h

XO
 




C:\Keil_v5\ARM\ARMCC\Bin\..\include\stdio.h
string.h


P% 




..\HAL\UART.c
Ô#
î

~
8


H% 




..\HAL\UART.c
ü>

Ï
,



ü% 




..\HAL\UART.c
d%

ù

}
}"2    
=J    *{
    X' ,    1! ,v1    7



 % 




..\HAL\UART.c
X"

º

"    
1    k9~!) (!     $
%



œ% 




..\HAL\UART.c
%


    |     -    +
'k #:t"



¬% 




..\HAL\UART.c
<&

Ü
    |     -+2
+d2
+:\"
$


Œ% 




..\HAL\UART.c
È$

»
    |     -0
u
:n"



d% 




..\HAL\UART.c
ð#

¢
3    -
}



 % 




..\HAL\UART.c
($

ñ


+
    }/1D    '
    }



È% 




..\HAL\UART.c
ü"

«

$     
6Q 
$    ~)16    
    }



d% 




..\HAL\UART.c
œ$

“

"    
    {;



h% 




..\HAL\UART.c
Ø"
ÿ

#    
}'



p% 




..\HAL\UART.c
œ#

Ò
&(&}    !|"
 


¨ž
 




..\HAL\../Drivers/STM32L0xx_HAL_Driver/Inc/../HIDOLibrary/Include/..\HAL\BSP.cBSP.h
stm32L0xx_hal.hHIDO_Debug.hUart.h


H$ 




..\HAL\BSP.c
Ī
Ò




H$ 




..\HAL\BSP.c
´¬
Ä




H$ 




..\HAL\BSP.c
ú¤
6




H
?

 




C:\Keil_v5\ARM\ARMCC\Bin\..\include\../APL/../HIDOLibrary/Include/../HAL/..\FML\../Drivers/STM32L0xx_HAL_Driver/Inc/..\FML\DBG.cstdio.h
stdarg.h
string.h
AppConfig.hHIDO_VLQueue.hHIDO_Input.hHIDO_Timer.hHIDO_Util.hUart.hDBG.hstm32l0xx_hal.hDBG.c

XN
 




..\FML\../HIDOLibrary/Include/DBG.h
HIDO_TypeDef.h

XM
 




../HIDOLibrary/Include/HIDO_Input.h
HIDO_TypeDef.h


|$ 




..\FML\DBG.c
(y
Ú
 !
 


p
$ 




..\FML\DBG.c
Œy
í


|"     »
Þ§     %    l  l+
Ô+°-M3    '  k
6+N-®Ò  k
+k-‘ï

D$ 




..\FML\DBG.c
yß




D$ 




..\FML\DBG.c
{Ï




\$ 




..\FML\DBG.c
t²
 

    

&


˜$ 




..\FML\DBG.c
²
ð




              2 9



”$ 




..\FML\DBG.c
¼±
Ä




     c
h
".}    !


ˆ$ 




..\FML\DBG.c
t±





    m
u.}    !


H$ 




..\FML\DBG.c
àz
ú

(


L$ 




..\FML\DBG.c
îz
ç

4


T$ 




..\FML\DBG.c
°z
Ñ
$.
8

H$ 




..\FML\DBG.c
¤z
Ã

 


øï
 




..\FML\../Drivers/STM32L0xx_HAL_Driver/Inc/../HAL/../HIDOLibrary/Include/C:\Keil_v5\ARM\ARMCC\Bin\..\include\..\FML\SPIFlash.cSPIFlash.h
stm32l0xx_hal.hGPIO.hHIDO_CRC32.hstring.hSPIFlash.c


th
 




..\FML\../HIDOLibrary/Include/../HAL/SPIFlash.h
HIDO_TypeDef.hSPI_hal.h

ˆ) 




..\FML\SPIFlash.c
Üê
×
 '*VB<<1m*%



Ô) 




..\FML\SPIFlash.c
Àé
þ


|}
{    **6<<    77`* %
s    



X) 




..\FML\SPIFlash.c
0ì
²

,



X) 




..\FML\SPIFlash.c
Nì
ž

,



P) 




..\FML\SPIFlash.c
lë



8


T) 




..\FML\SPIFlash.c
 è‚



2


T) 




..\FML\SPIFlash.c
¼èô


2


 ) 




..\FML\SPIFlash.c
Lé
á
    !~";    ! 3
"b |=
 p


P) 




..\FML\SPIFlash.c
|ê
¿
,



„) 




..\FML\SPIFlash.c
Ӑ
Ï
     71
p



¸) 




..\FML\SPIFlash.c
Øè
«
~
}
}G] ]+    
r    &}



°) 




..\FML\SPIFlash.c
Èë
ÿ
#
{    '~    
y
{E`    ' E

    yw 



|) 




..\FML\SPIFlash.c
Xè
™
e0{m*%



x) 




..\FML\SPIFlash.c
ˆë
Þ

    e,    -     
"


T
J

 




C:\Keil_v5\ARM\ARMCC\Bin\..\include\../Drivers/STM32L0xx_HAL_Driver/Inc/../HIDOLibrary/Include/..\FML\../HAL/../APL/..\FML\GPS.cstdio.h
stdarg.h
stdlib.h
string.h
stm32l0xx_hal.hmath.h
HIDO_Util.hHIDO_Debug.hHIDO_Timer.hGPS.hGPIO.hUart.hWS2812.hGPS.c

l`
 




..\FML\../HIDOLibrary/Include/../HAL/GPS.h
HIDO_TypeDef.hGPIO.h

Ð$ 




..\FML\GPS.c
à~
5
 
~        u 

Ã

,[{
u
#W
)p



€$ 




..\FML\GPS.c
È
¦
‰,&ø%'
 


\$ 




..\FML\GPS.c
„
õ

~
/


L$ 




..\FML\GPS.c
ðƒ
ç




P$ 




..\FML\GPS.c
 „
Ñ

,


P$ 




..\FML\GPS.c
<„
Á

 


È$ 




..\FML\GPS.c
X„
ì
x
y %e
. X
k-'- #



ˆ
$ 




..\FML\GPS.c
8‚
Ž

    }{    ô|‹    Œ÷|    ‹
.    À|&&&º+Ƚ&&¹=É|¼Ò~+$     GŒô    Ž& |            m     %    
ê
™~     Ü
%!


¬$ 




..\FML\GPS.c
8€
Ý
     !~    9
i        ~w         !    (
    x


ˆ$ 




..\FML\GPS.c
t
´
    -~&        ~    




¼$ 




..\FML\GPS.c
˜
€
    ~    ~
w    
w,    !
r28    .~    ~%,?



¼$ 




..\FML\GPS.c
ø€
Ó

    ~    ~
w    
w,    !
r28    .~    ~%,?



„
{

 




..\FML\Internet\Module\AIR780E\C:\Keil_v5\ARM\ARMCC\Bin\..\include\../FML/Internet/../HIDOLibrary/Include/../FML/Internet/Module/..\FML\Internet\Module\AIR780E\AIR780ELoc.cAIR780ELoc.h
string.hstdlib.hModule.hAIR780EDriver.h
AIR780EFSM.h
HIDO_Util.hHIDO_FSM.hHIDO_Timer.hHIDO_ATLite.hHIDO_Debug.hATConfig.h

|C 




..\FML\Internet\Module\AIR780E\AIR780ELoc.c
k
•


    {



pC 




..\FML\Internet\Module\AIR780E\AIR780ELoc.c
àj
©

&-



øC 




..\FML\Internet\Module\AIR780E\AIR780ELoc.c
¸i
5
+ 
v ÇO
 º &)    &~! !  1&&



àÖ
 




C:\Keil_v5\ARM\ARMCC\Bin\..\include\..\FML\Internet\../HIDOLibrary/Include/..\FML\Internet\Socket.cstring.h
Socket.hHIDO_Util.hHIDO_Debug.hHIDO_ArraryQueue.hSocket.c

xl
 




..\FML\Internet\../HIDOLibrary/Include/Socket.h
HIDO_TypeDef.hHIDO_VLQueue.h

ä0 




..\FML\Internet\Socket.c
ð


‡
"~"~"
}
{6T        #
^:
a


¨0 




..\FML\Internet\Socket.c


§
"    "|    
z
|6T&&!
    q
    w!


t0 




..\FML\Internet\Socket.c
$    
"ó
!
}6
    z



„0 




..\FML\Internet\Socket.c
è
"Ù
!
}68    
    w
    


€0 




..\FML\Internet\Socket.c
\

¿
"!
}62
    x



¼0 




..\FML\Internet\Socket.c
œ

‹
    
z     +}!
 c"H ~ )
p

ˆ0 




..\FML\Internet\Socket.c
À

"ð

"
}6    
    w
    


Ä0 




..\FML\Internet\Socket.c
|

¾
""    
z
|6    & -
q    ~
9
f #



0 




..\FML\Internet\Socket.c
Ø    
"
    #
{    ~
}6    
v




È0 




..\FML\Internet\Socket.c
H


ñ
"!
}6"v=    "r    "r    ~    *    "
    f
    p

Œ0 




..\FML\Internet\Socket.c


"×

"
}6    
    v




„0 




..\FML\Internet\Socket.c


«
            w1q



d0 




..\FML\Internet\Socket.c
h    
ÿ


    
)



d0 




..\FML\Internet\Socket.c
H    
ì


    
)



h0 




..\FML\Internet\Socket.c
Œ
×


    !




d0 




..\FML\Internet\Socket.c
     
Ã


    
#



d0 




..\FML\Internet\Socket.c
¼    
°


    
)



d0 




..\FML\Internet\Socket.c
„    



    
)



°¤
 




..\FML\Internet\C:\Keil_v5\ARM\ARMCC\Bin\..\include\../HIDOLibrary/Include/..\FML\Internet\Module.cModule.h
string.hHIDO_Util.h

dZ
 




..\FML\Internet\../HIDOLibrary/Include/Module.h
HIDO_TypeDef.h

t0 




..\FML\Internet\Module.c
,Ø
¡

'
y



L0 




..\FML\Internet\Module.c
Œ×”




\0 




..\FML\Internet\Module.c
TØ‚
~



L0 




..\FML\Internet\Module.c
dØô




\0 




..\FML\Internet\Module.c
Ü×Ô
~



\0 




..\FML\Internet\Module.c
Ì×Â
~



X0 




..\FML\Internet\Module.c
؍




X0 




..\FML\Internet\Module.c
Øü




`0 




..\FML\Internet\Module.c
ì×
ë





h0 




..\FML\Internet\Module.c
hØ
¤

    &



L0 




..\FML\Internet\Module.c
`×–




|0 




..\FML\Internet\Module.c
´Ø
ú


    
w     



L0 




..\FML\Internet\Module.c
p×ì





|0 




..\FML\Internet\Module.c
ˆØ
Ï


    
w     



L0 




..\FML\Internet\Module.c
h×Á





\0 




..\FML\Internet\Module.c
”ׯ

~



T0 




..\FML\Internet\Module.c
xם

!



p0 




..\FML\Internet\Module.c
¤×
‡



    '



\0 




..\FML\Internet\Module.c
àØö
~



p0 




..\FML\Internet\Module.c
ðØ
Î


    



\2 




..\FML\Internet\Internet.c
lÌ
ò
    !



T2 




..\FML\Internet\Internet.c
|Ì
ä




X2 




..\FML\Internet\Internet.c
„Ì
4
'



„
{

 




..\FML\Internet\Module\AIR780E\C:\Keil_v5\ARM\ARMCC\Bin\..\include\../FML/Internet/../HIDOLibrary/Include/../FML/Internet/Module/..\FML\Internet\Module\AIR780E\AIR780ECSQ.cAIR780ECSQ.h
string.hstdlib.hModule.hAIR780EDriver.h
AIR780EFSM.h
HIDO_Util.hHIDO_FSM.hHIDO_Timer.hHIDO_ATLite.hHIDO_Debug.hATConfig.h

|C 




..\FML\Internet\Module\AIR780E\AIR780ECSQ.c
 d
ö

    {



pC 




..\FML\Internet\Module\AIR780E\AIR780ECSQ.c
xd
Š

&-



¬C 




..\FML\Internet\Module\AIR780E\AIR780ECSQ.c
ôc
5
+ z (O
 Y && +




ä
Ú

 




../FML/Internet/../Drivers/STM32L0xx_HAL_Driver/Inc/C:\Keil_v5\ARM\ARMCC\Bin\..\include\..\FML\Internet\Module\AIR780E\../HIDOLibrary/Include/../FML/Internet/Module/..\FML\Internet\Module\AIR780E\AIR780ESocket.cSocket.h
stm32l0xx_hal.hstring.hstdlib.hAIR780EDriver.hAIR780EFSM.hHIDO_FSM.hHIDO_Timer.hHIDO_Util.hHIDO_VLQueue.hHIDO_ArraryQueue.hHIDO_ATLite.hHIDO_Debug.hModule.h
ATConfig.h

ìF 




..\FML\Internet\Module\AIR780E\AIR780ESocket.c
(r
ã
    %*s+&    , [+y ",
        |p+



ðF 




..\FML\Internet\Module\AIR780E\AIR780ESocket.c
üp
û

* | ;yII8     ! "&!1w7%
 {



°F 




..\FML\Internet\Module\AIR780E\AIR780ESocket.c
œn
¸

* | 0—
 O&&&
 C1



$
F 




..\FML\Internet\Module\AIR780E\AIR780ESocket.c
`o
Ä
* z~ 1ySIPV @8H|  !21}7  e$
 {



Ô
Ê

 




..\FML\Internet\Module\AIR780E\C:\Keil_v5\ARM\ARMCC\Bin\..\include\../FML/Internet/../HIDOLibrary/Include/../FML/Internet/Module/../HAL/..\FML\Internet\Module\AIR780E\AIR780EFSM.cAIR780EFSM.h
string.hModule.hSocket.hAIR780ECSQ.h
AIR780EDriver.h
AIR780ESocket.h
AIR780EAudio.h
AIR780ELoc.h
HIDO_FSM.hHIDO_Timer.hHIDO_Util.hHIDO_Debug.hATConfig.hUart.hTTS.hAIR780EFSM.c


lc
 




../FML/Internet/Module/../HIDOLibrary/Include/ATConfig.h
HIDO_TypeDef.h

dZ
 




../FML/Internet/../HIDOLibrary/Include/Module.h
HIDO_TypeDef.h

¨C 




..\FML\Internet\Module\AIR780E\AIR780EFSM.c
Ðt
± 
%%**    .&
h%*%



ŒC 




..\FML\Internet\Module\AIR780E\AIR780EFSM.c
Øs)—
    )|
     
    |y



œC 




..\FML\Internet\Module\AIR780E\AIR780EFSM.c
$k
å
*
} 1

j  
     %



œC 




..\FML\Internet\Module\AIR780E\AIR780EFSM.c
¼d
¾
*
} 1

j  
     %



 C 




..\FML\Internet\Module\AIR780E\AIR780EFSM.c
øl
–


m

 8
    +
 {



¸C 




..\FML\Internet\Module\AIR780E\AIR780EFSM.c
„f
Ü

* |
| '1
 X |+   +



”C 




..\FML\Internet\Module\AIR780E\AIR780EFSM.c
Äh
®


} %
 k{



œC 




..\FML\Internet\Module\AIR780E\AIR780EFSM.c
i
Õ    
 É[
 º  0&



P
C 




..\FML\Internet\Module\AIR780E\AIR780EFSM.c
g
Ë
$%~%    31
555    v7 +a r~,j/3>2.H*7
 r&



l
C 




..\FML\Internet\Module\AIR780E\AIR780EFSM.c
Pm
¥
 
s  z     }| ˆ
g
 ÷~u%f+s+{x
/ =  % 
1} +



xC 




..\FML\Internet\Module\AIR780E\AIR780EFSM.c
èlŠ

 




„C 




..\FML\Internet\Module\AIR780E\AIR780EFSM.c
xi
å
*
} %
 u




„C 




..\FML\Internet\Module\AIR780E\AIR780EFSM.c
”t
ï
%%*%



„C 




..\FML\Internet\Module\AIR780E\AIR780EFSM.c
Tu
Ž
    '"%
    {&



€C 




..\FML\Internet\Module\AIR780E\AIR780EFSM.c
,w
§


w 3



€C 




..\FML\Internet\Module\AIR780E\AIR780EFSM.c
s
¿

%
w 3



€C 




..\FML\Internet\Module\AIR780E\AIR780EFSM.c
øs
×

%
w 3



x
C 




..\FML\Internet\Module\AIR780E\AIR780EFSM.c
”a
Â
%*     *y~ |  m|]#i Þ‘§7&uKlz í
8¤
<0     = %
r


ìC 




..\FML\Internet\Module\AIR780E\AIR780EFSM.c
Ðr
Ý
 x |

ör ç
?2
 V!/ %%
r


P
C 




..\FML\Internet\Module\AIR780E\AIR780EFSM.c
Øb
¿
*
y y y v{ { …
[
 €!*n" *}u%     7    z%  
%
r



C 




..\FML\Internet\Module\AIR780E\AIR780EFSM.c
Èk
ý

*    
w
  s~
t Û1
 ¤  zGz %6,%



¤C 




..\FML\Internet\Module\AIR780E\AIR780EFSM.c
xk
Ñ


 %
 c ' "'%



„C 




..\FML\Internet\Module\AIR780E\AIR780EFSM.c
”i
®


 %
 u




¨C 




..\FML\Internet\Module\AIR780E\AIR780EFSM.c
|l
Î

 Ð1
 ·  U7



4
*

 




..\FML\Internet\Module\AIR780E\C:\Keil_v5\ARM\ARMCC\Bin\..\include\../HAL/../HIDOLibrary/Include/..\FML\Internet\Module\AIR780E\AIR780EDriver.cAIR780EDriver.h
AIR780EFSM.h
string.hGPIO.hUART.hHIDO_Timer.hHIDO_Util.hHIDO_Debug.hHIDO_Log.h

XO
 




../HAL/../HIDOLibrary/Include/UART.h
HIDO_TypeDef.h

‡
 




../HAL/../HIDOLibrary/Include/../Drivers/STM32L0xx_HAL_Driver/Inc/GPIO.h
HIDO_TypeDef.hstm32l0xx_hal.h

h\
 




../HIDOLibrary/Include/HIDO_ATLite.h
HIDO_TypeDef.h
HIDO_FSM.h


ˆ|
 




../HIDOLibrary/Include/C:\Keil_v5\ARM\ARMCC\Bin\..\include\HIDO_FSM.h
HIDO_TypeDef.h
stdarg.h

lc
 




../HIDOLibrary/Include/HIDO_VLQueue.h
HIDO_TypeDef.h
HIDO_BaseQueue.h


\Q
 




../HIDOLibrary/Include/HIDO_BaseQueue.h
HIDO_TypeDef.h


H=
 




../HIDOLibrary/Include/HIDO_TypeDef.h


˜
 




..\FML\Internet\Module\AIR780E\../FML/Internet/../HIDOLibrary/Include/AIR780EDriver.h
Socket.hHIDO_TypeDef.h

ÜF 




..\FML\Internet\Module\AIR780E\AIR780EDriver.c
,e
É
    !~%~    -

zF!



tF 




..\FML\Internet\Module\AIR780E\AIR780EDriver.c
e
•
(



xF 




..\FML\Internet\Module\AIR780E\AIR780EDriver.c
f
Ò

    "



xF 




..\FML\Internet\Module\AIR780E\AIR780EDriver.c
f
¿

    "



xF 




..\FML\Internet\Module\AIR780E\AIR780EDriver.c
Lf
¬

    "



xF 




..\FML\Internet\Module\AIR780E\AIR780EDriver.c
hf
˜

    #



pF 




..\FML\Internet\Module\AIR780E\AIR780EDriver.c
8f
‡




˜F 




..\FML\Internet\Module\AIR780E\AIR780EDriver.c
4t
æ
-%|    
&v

¬
F 




..\FML\Internet\Module\AIR780E\AIR780EDriver.c
u
Ù


z)À=@ .=@     '
ð    “26 3    !4S    6 
[ !=& 
% dz4¢å%    -1 +|
 u

hF 




..\FML\Internet\Module\AIR780E\AIR780EDriver.c
Ìs
Ë





|r
 




../Drivers/CMSIS/Device/ST/STM32L0xx/Include/../Core/Src/system_stm32l0xx.cstm32l0xx.h


X5 




../Core/Src/system_stm32l0xx.cä
œ





”Š
 




../Drivers/STM32L0xx_HAL_Driver/Inc/../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart_ex.cstm32l0xx_hal.h


lR 




../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart_ex.c¶¤




‡
 




../Drivers/STM32L0xx_HAL_Driver/Inc/../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.cstm32l0xx_hal.h


Ìz 




../Drivers/CMSIS/Include/../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.ccmsis_armcc.h
Š

È
¨f
Ú²f
βf%
Ñ



hz 




../Drivers/CMSIS/Include/../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.ccmsis_armcc.h
¥
®

h
v )0#0#0#"2!#              ßo
¤èo
˜èo%
› .š%    ˆ
å~
›
    ò~
Œ
ý~xx%&    "Šo
ù“o
í“o%t
ú’o
î’o%t
þŽo
òŽo%
õþn
„ˆo
øˆo
û    
% án
    ¢ên
    –ên+t
    ¥çn
    ™çn%
    œ×n
    ®%Þn
    ¢Þn
    ¦
+]/

o
z. n
¹Ób
­Ób%
°
žt


|O 




../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.c¸

°




$
z 




../Drivers/CMSIS/Include/../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.ccmsis_armcc.h
ü©
Ø

~%
]<%    
n"þu
    …
‡v
    ù    ‡v+
ý    



X
z 




../Drivers/CMSIS/Include/../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.ccmsis_armcc.h
p



y
F
s¾f
ÄÈf
¸Èf+t
ÈÄf
¼Äft
ÀÀf%
Â



 
z 




../Drivers/CMSIS/Include/../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.ccmsis_armcc.h


¥
}
|%Åe
¾Îe
²Îe+t
¿Íe
³Íe%t
ÃÉe
·Ée%
º·e
ËÁe
¿Áe%
Å
r



”O 




../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.c´

â

w
r
%


hO 




../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.c̪




T
z 




../Drivers/CMSIS/Include/../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.ccmsis_armcc.h
«
‚

~À
B<%    
2S     F¸v
Ì    Àv
À    Àv%
    



$
z 




../Drivers/CMSIS/Include/../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.ccmsis_armcc.h
Ô

ñ
}
|ùe
‹f
ÿf%t
Žþe
‚þe%

}



xO 




../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.c 

“




hO 




../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.c¼¬
ò



¸O 




../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.cÌ

ˆ
&'
y% 



$
z 




../Drivers/CMSIS/Include/../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.ccmsis_armcc.h
`ª
É


~%
]<%    
n"w
    ö–w
    ê–w+
î



€
z 




../Drivers/CMSIS/Include/../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.ccmsis_armcc.h


Þ
 
y+9ˆg
û‘g
ï‘g%
ò:|üf
Š‚g
þv%€g
Žþf
‚þf%
„



è
z 




../Drivers/CMSIS/Include/../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.ccmsis_armcc.h
¬

› 
|
zÑ
!µ!Ça
¼Ða
°Ða+t
¿Ía
³Ía%
¶    "³a
мa
ļa+
Ê    

    [§a
    Ü°a
    Ð°a%
    Ò(    



è
z 




../Drivers/CMSIS/Include/../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.ccmsis_armcc.h
„

À
|
{Ï
!¶!¤b
ß­b
Ó­b+t
âªb
Öªb%
Ù    "b
ó™b
ç™b+
í    

    [„b
    ÿb
    ób%
    õ(    



hO 




../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.c´¤
Þ



<
z 




../Drivers/CMSIS/Include/../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.ccmsis_armcc.h
<¬
ˆ


~-
U<%    
f <Åw
¿Íw
³Íw%
µ
p


$
z 




../Drivers/CMSIS/Include/../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.ccmsis_armcc.h
ä

‡

|%,
"Ób
 ìb
ӓb%t
£éb
—éb%

¡


 
z 




../Drivers/CMSIS/Include/../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.ccmsis_armcc.h
B

ê

~
% 
"ób
‹c
õ‹c%t
„ˆc
øˆc%




<
O 




../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.cΪ
¾

z
zÑ
µ<%    
?E <%z
1    mj9
    e,



¤O 




../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.c¸¤
à

'
]
#


ÀO 




../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.c°§
£
u}
<U(*,'(



ô
O 




../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.c\

«
!'d+j*
7
O3/I%yU        ~qz=            &    &k1 '

¨
    £
    &    'p

þ
    Ó
    &    x%{ 



ÜO 




../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.c*

‹

{;;;;;;9<
9



z 




../Drivers/CMSIS/Include/../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.ccmsis_armcc.h
ô

Õ

|
v
vŽhI
õ—h
é—h%
ë"ügI
ˆ„h
ü„h+t
‰ƒh
ýƒh%
ÿ
 x




O 




../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.cœ

›

g
dV7+    !"
    U
+    k"$S4%2
.M


0
z 




../Drivers/CMSIS/Include/../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.ccmsis_armcc.h
*

×
™f
é£f
Ý£f+t
ê¢f
Þ¢f%
á
z™f
ïf
ãf%
ç



”‰
 




../Drivers/STM32L0xx_HAL_Driver/Inc/../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_tim_ex.cstm32l0xx_hal.h


Q 




../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_tim_ex.c£

{
x



ÀQ 




../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_tim_ex.c¼¢
Ó


v
m@~
\
$


†
 




../Drivers/STM32L0xx_HAL_Driver/Inc/../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_tim.cstm32l0xx_hal.h



N 




../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_tim.cˆ£
°


v
w


v
~Ç1
°
к(&    .,o(&    .,o

”N 




../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_tim.c\

Ê2
"~}



N 




../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_tim.cŒ

ù2
"}



”N 




../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_tim.c¾

©3
(~}



N 




../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_tim.cô

Ø3
(}



¤N 




../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_tim.cX¤
€

u+
0^""



ÈN 




../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_tim.cô

 2

{!



†
 




../Drivers/STM32L0xx_HAL_Driver/Inc/../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_spi.cstm32l0xx_hal.h


,N 




../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_spi.cœ 
    
"
"r
u
gv
v7
Í
½~2(#1 *8T    !9    !97     _)(1 08T    !9    !;7[ c)Ä3"



Ð
N 




../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_spi.c<Ÿ
‰

pr
~
pzw
•
÷~"} %"1!    !w    %<7[t1!    !x    %<7[t3"



¤N 




../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_spi.clì
Ñ

~3(? 
w$.




N 




../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_spi.cí
Ý
&'@%    i'7:&    )'    "
    yZ2%*
,U


ÜN 




../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_spi.c,ž
¿
{{S1
ñ *Ó C"



†
 




../Drivers/STM32L0xx_HAL_Driver/Inc/../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rtc.cstm32l0xx_hal.h


ôN 




../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rtc.c,
ù

2T+
æI('@.}&5x
w



ÀN 




../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rtc.c¨ß
«
}
{"    x    {    4 zE



˜N 




../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rtc.cîß
Î
}(
y    (



¤N 




../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rtc.cø
¢ 
{~'
w



”ˆ
 




../Drivers/STM32L0xx_HAL_Driver/Inc/../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_lptim.cstm32l0xx_hal.h


(
P 




../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_lptim.c’


~"'"'"'"'"'"'"



lP 




../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_lptim.c¬‘
¢



lP 




../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_lptim.c<”
±



lP 




../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_lptim.cü‘
À



lP 




../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_lptim.c®‘
Ï



lP 




../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_lptim.c’
Þ



lP 




../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_lptim.cþ‘
í



pP 




../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_lptim.c¬“Ð 




ÌP 




../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_lptim.c´“


y"((++Ÿãy""(



x
{ 




../Drivers/CMSIS/Include/../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_lptim.ccmsis_armcc.h
xÎ
 
Ïo
ºÒo
²
r%     "%w&    -&    -    "+&ün

ˆ


 P 




../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_lptim.cdÏ
‡

~ 1| <%



üP 




../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_lptim.c̒
Ü

px
ë°'!|    =!$1
c

°¦
 




../Drivers/CMSIS/Include/C:\Keil_v5\ARM\ARMCC\Bin\..\include\core_cm0plus.h
stdint.hcmsis_version.h
cmsis_compiler.h
mpu_armv7.h


ä} 




../Drivers/CMSIS/Include/../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_cortex.ccore_cm0plus.h
Œ¢Ÿ


žyâ

žyä

žyå 

•y


¬} 




../Drivers/CMSIS/Include/../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_cortex.ccore_cm0plus.h
˜”Ø



À} 




../Drivers/CMSIS/Include/../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_cortex.ccore_cm0plus.h
X”Š


™{é,

›{


¸} 




../Drivers/CMSIS/Include/../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_cortex.ccore_cm0plus.h
xӾ


­{Õ

±{+


tQ 




../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_cortex.c”
ƒ





€? 




../Drivers/CMSIS/Include/core_cm0plus.h
t*
Ó
~+

7}
L


ÈN 




../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_pwr.cĔ
¡


t"
o


pN 




../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_pwr.c´”È

 


†
 




../Drivers/STM32L0xx_HAL_Driver/Inc/../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_dma.cstm32l0xx_hal.h



N 




../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_dma.c‹
Ä

{+N    *xxS".h6jS"4



 N 




../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_dma.cTŠ
²

}((4



œN 




../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_dma.cŠ
‰

|%
p((4



ÜN 




../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_dma.c@Œ
Ò
z
y~!
Y
'^(#y )

œN 




../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_dma.c {
É
.
x
r



¤N 




../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_dma.c Š
×

)2/5
X
(


°N 




../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_dma.c°‹
Œ

2({[):5
D
<


‡
 




../Drivers/STM32L0xx_HAL_Driver/Inc/../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_gpio.cstm32l0xx_hal.h


€O 




../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_gpio.c8
ç

~



„O 




../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_gpio.c‘˜

{
~



|O 




../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_gpio.c‘õ

z



øO 




../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_gpio.cŽ
ž

!,,    ""}$.RX%
,


¤
O 




../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_gpio.cP
œ

    s
s ! &    ,&&    ,     %&8 &2    "!,,&                ™
ì%


”‹
 




../Drivers/STM32L0xx_HAL_Driver/Inc/../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_flash_ex.cstm32l0xx_hal.h


ÜS 




../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_flash_ex.cäŒ
¦


{
{
{}
+]        " !    p+



„S 




../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_flash_ex.c@|
Ô    
""



°¥
 




../Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_flash.h
stm32l0xx_hal_def.h
stm32l0xx_hal_flash_ex.h
stm32l0xx_hal_flash_ramfunc.h


H>
 




../Drivers/CMSIS/Include/cmsis_armcc.h


tP 




../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_flash.c\‹
"!




{ 




../Drivers/CMSIS/Include/../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_flash.ccmsis_armcc.h
´Ü

|˜~
ð
™~
ì
‚~
‚†~
ÿ





°P 




../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_flash.cx
ä


|
|
|!w
s



ÜP 




../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_flash.cP}
€
    *    '
$    V




ðP 




../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_flash.cÀ|
¹
~
{   
    



”‰
 




../Drivers/STM32L0xx_HAL_Driver/Inc/../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.cstm32l0xx_hal.h


´
Q 




../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c(•
ß
    "zÆ@
wq "     ~+
    !
„
‚!( }&     3
ߝ%+5%0/5614



†
 




../Drivers/STM32L0xx_HAL_Driver/Inc/../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.cstm32l0xx_hal.h


xN 




../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c`˜‚

h
2


xN 




../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c@˜‚

t
2


œ
N 




../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c¤–
Ù
.)~+
%}/
    
te    w    
ݘ(
 
 
    p~+    +~+    +~+    + ~+
()    -
^
+5;@
%


´N 




../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.cø˜
Ð
" B!:%=1"    ~+    ~+    !    q B    "\:    :/@&    x~%        B"~%%    4T:    35Y&~%    3B(~%    wl"     ~+"     ~+
$!&"     ~+
%O     ~1     ~1
4%    
x    ,T    ,V~%        M~% '
b

øœª
     ,,-




ôN 




../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c€˜
»    
        z    
v
yp-%
$Q    
-    W
)]
#b     "
|
+


Œ‚
 




../Drivers/STM32L0xx_HAL_Driver/Inc/../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal.cstm32l0xx_hal.h


|p
 




../Drivers/STM32L0xx_HAL_Driver/Inc/../Core/Inc/stm32l0xx_hal.h
stm32l0xx_hal_conf.h

„J 




../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal.c¨Œ
ô

(


lJ 




../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal.c$‘²




lJ 




../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal.c0Ԥ

 


ŒJ 




../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal.c@‘
Œ

    x'



”J 




../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal.ch‘
î

a    %x
    {



†
 




../Drivers/STM32L0xx_HAL_Driver/Inc/../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_adc.cstm32l0xx_hal.h


€N 




../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_adc.ca
¶
'




lN 




../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_adc.cȆñ




 
N 




../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_adc.c4†
€

y
yy
!
Ê©
×¹
hY    % 



pN 




../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_adc.c̆Š 




D
N 




../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_adc.cìˆ
÷

e
x""
Ò›+    .""
6
º)]#"Q/    +"



ÈN 




../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_adc.c´‰
ÿ
$z
y
%{|    6

%{



ÔN 




../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_adc.c$a
›

y%"}z    ((
k%




N 




../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_adc.cԆ
‰
#zzb
â
¿~    ""    1t+aC%#&)&("%%‹'0ã~
m""$((%
@1)B

XM
 




../Core/Inc/../Core/Src/stm32l0xx_hal_msp.cmain.h


Ä6 




../Core/Src/stm32l0xx_hal_msp.c¨
ó
zt
%(%"l
3f%!"


8
6 




../Core/Src/stm32l0xx_hal_msp.c¨¨
ü
$o!
v4&'
v4&e
ÖJ'%x~*#~~3,


„6 




../Core/Src/stm32l0xx_hal_msp.c8£
Æ
$
+


d6 




../Core/Src/stm32l0xx_hal_msp.c˜¤·





6 




../Core/Src/stm32l0xx_hal_msp.cäž
ó

$!x~
+


d6 




../Core/Src/stm32l0xx_hal_msp.c؝È



%


p6 




../Core/Src/stm32l0xx_hal_msp.c|“
•


!&



ˆ6 




../Core/Src/stm32l0xx_hal_msp.cœˆ
Ø
$!y
+


\6 




../Core/Src/stm32l0xx_hal_msp.c@ӂ
 



lb
 




../Core/Inc/../Drivers/STM32L0xx_HAL_Driver/Inc/main.h
stm32l0xx_hal.h

T1 




../Core/Src/stm32l0xx_it.c"

ë





T1 




../Core/Src/stm32l0xx_it.cô!

Ý





T1 




../Core/Src/stm32l0xx_it.c"

Ï





T1 




../Core/Src/stm32l0xx_it.chÎ
Á





T1 




../Core/Src/stm32l0xx_it.c{
³





X1 




../Core/Src/stm32l0xx_it.c&|
¤

 
#


T1 




../Core/Src/stm32l0xx_it.c|
–





X1 




../Core/Src/stm32l0xx_it.c 







L1 




../Core/Src/stm32l0xx_it.cèÙ
û



L1 




../Core/Src/stm32l0xx_it.càí
î



L1 




../Core/Src/stm32l0xx_it.c¶É
Ü



L1 




../Core/Src/stm32l0xx_it.cÙ
Î



à
Ö

 




../Core/Inc/../HIDOLibrary/Include/../FML/Internet/Module/AIR780E/../HAL/../FML/Internet/../FML/../APL/../decadriver/../radio/../Core/Src/main.cmain.h
HIDO_Timer.hAIR780EDriver.hUart.hInternet.hModule.hGPS.hHIDO_ATLite.hUDPClient.hglobal_param.hSPIFlash.hApp.hdw_driver.hdeca_device_api.hdw_app.hLora.h    radio.h    DBG.hWS2812.hdelay.h    Shell.hlis3dh_driver.h

th
 




../decadriver/C:\Keil_v5\ARM\ARMCC\Bin\..\include\deca_device_api.h
stdint.h

\R
 




../HAL/../HIDOLibrary/Include/SPI_hal.h
HIDO_TypeDef.h

PD
 




C:\Keil_v5\ARM\ARMCC\Bin\..\include\stdarg.h


l`
 




../FML/../HIDOLibrary/Include/../HAL/GPS.h
HIDO_TypeDef.hGPIO.h

‡
 




../HAL/../HIDOLibrary/Include/../Drivers/STM32L0xx_HAL_Driver/Inc/GPIO.h
HIDO_TypeDef.hstm32l0xx_hal.h

€w
 




../FML/Internet/../HIDOLibrary/Include/../FML/Module.h
HIDO_TypeDef.hInternet/Module.h

\S
 




../HIDOLibrary/Include/HIDO_ArraryQueue.h
HIDO_TypeDef.h


XO
 




../HAL/../HIDOLibrary/Include/Uart.h
HIDO_TypeDef.h

lc
 




../HIDOLibrary/Include/HIDO_VLQueue.h
HIDO_TypeDef.h
HIDO_BaseQueue.h


\Q
 




../HIDOLibrary/Include/HIDO_BaseQueue.h
HIDO_TypeDef.h


H=
 




../HIDOLibrary/Include/HIDO_TypeDef.h


Œ‚
 




../Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_uart.h
stm32l0xx_hal_def.h
stm32l0xx_hal_uart_ex.h


tj
 




../Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_uart_ex.h
stm32l0xx_hal_def.h


Œ€
 




../Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_tim.h
stm32l0xx_hal_def.h
stm32l0xx_hal_tim_ex.h


pf
 




../Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_spi.h
stm32l0xx_hal_def.h


Œ€
 




../Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_rtc.h
stm32l0xx_hal_def.h
stm32l0xx_hal_rtc_ex.h


th
 




../Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_lptim.h
stm32l0xx_hal_def.h


tk
 




../Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_flash_ex.h
stm32l0xx_hal_def.h


Œ€
 




../Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_adc.h
stm32l0xx_hal_def.h
stm32l0xx_hal_adc_ex.h


pf
 




../Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_dma.h
stm32l0xx_hal_def.h


Œ‚
 




../Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_gpio.h
stm32l0xx_hal_def.h
stm32l0xx_hal_gpio_ex.h


Œ€
 




../Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_rcc.h
stm32l0xx_hal_def.h
stm32l0xx_hal_rcc_ex.h


ti
 




../Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_rcc_ex.h
stm32l0xx_hal_def.h


äÚ
 




../Drivers/STM32L0xx_HAL_Driver/Inc/../Drivers/CMSIS/Device/ST/STM32L0xx/Include/C:\Keil_v5\ARM\ARMCC\Bin\..\include\stm32l0xx_hal_def.h
stm32l0xx.hLegacy/stm32_hal_legacy.h
stddef.h

¤™
 




../Drivers/CMSIS/Device/ST/STM32L0xx/Include/../Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx.h
stm32l071xx.h
stm32l0xx_hal.h

ÐÅ
 




../Drivers/CMSIS/Device/ST/STM32L0xx/Include/../Drivers/CMSIS/Include/C:\Keil_v5\ARM\ARMCC\Bin\..\include\stm32l071xx.h
core_cm0plus.hsystem_stm32l0xx.h
stdint.h

PD
 




C:\Keil_v5\ARM\ARMCC\Bin\..\include\stdint.h


l) 




../Core/Src/main.cÓ
Û
    }€+

‡~


l) 




../Core/Src/main.cÜÒ
¸
    }£+

ä}


x) 




../Core/Src/main.cÜÑ
º

~}ž%

é|


l) 




../Core/Src/main.c¤Ò
•
    }Æ+

Á}


Ì) 




../Core/Src/main.cÒ
à
) )z $~ü+
ˆ}ö1
}î7
•}ê+
œ}



x) 




../Core/Src/main.c°‘
Ó
,



ˆ) 




../Core/Src/main.cä…
Ã

L1_     
 w 



d) 




../Core/Src/main.c¼
¹

%2    !|



X) 




../Core/Src/main.c@)
®

    



t) 




../Core/Src/main.c¬~
–
    ~
    
    r



\) 




../Core/Src/main.cdڌ


|



`) 




../Core/Src/main.c°x
‚
 
~    



h
) 




../Core/Src/main.c?

¥

Ä,ž~|Ä1
Ïz¾
}è1
Ôz& '',&,&' Ž1
õz&
 
{



) 




../Core/Src/main.c`Ð
Ž
$%%%}.((()(.+5/+4"((&&
'


P) 




../Core/Src/main.cP


,



Œ) 




../Core/Src/main.c
÷
    }
    
w
    



Ð) 




../Core/Src/main.c,

þ

(*5{}zÕ+
±{}Ç1
¼{ ~}¼+

Ç{


¨) 




../Core/Src/main.cðÏ
¾
""x(~}‘+
õ{ˆ+

ÿ{


H) 




../Core/Src/main.c:|î




P,

 




startup_stm32l071xx.sÔPø
?

}}}( } –}(
W ’
W
V ’
V‘d ’‘d
U ’
U
P’
T}–Z}DF
P
X
QX
VX
SX
R
QX
U
PX
T}––}
P
T}–
P}–
P}–}$$}($&}&n}("&
Pl
W
Sl‘h
Rl
V
Ql
U
Pl
T}–––

P
P
Q}–––

P
P
Q}–,}
P
Q*
U
P*
T}–.}
P
Q,
U
P,
T}

P
Q
P
R}–b}XZ
P
Q`
U
P`
T}–––

P
P
Q}}P}}}<} <>}>@}@B}

Q
B
U
PB
T}@}
S@
W
R@
V
Q@
U
P@
T}––}
P
T}––}
P
T}––8}

R
8
V
Q8
U
P8
T}––}

P

T}–––X}
P
V
SV
Q
QV
T
PV
R}–––
P
P
Q}}}è } €}èH~
UF~
W 
P~
V
P~
T}–
P}„}
Q„
W
P„
V}}2}

Q
2
U
P2
T}}–
}ô
U}–
P}Ä}
QÄ
U
PÄ
T}Ì}
QÌ
T
PÌ
U}–––Æ} ^¼
W\¼
UØ
@
WÖ
@
U^¦
W\¦
U
RÆ‘h
QÆ
V
PÆ
T}–––
Q
P
R}–$} è2
Wæ2
Vb²
W`²
V,
F

W 
n

Vb”
W`”
V
R$‘h
Q$
U
P$
T}–}
P}–
P}–}$}(}J}(
PH
W
SH
U
RH‘d
QH
V
PH
T}–,}
P
Q*
U
P*
T}–––<}

P
P:
T}–,}
P
Q*
U
P*
T}––\}
PZ
U
QZ
V
PZ
T}–6}
P
Q4
U
P4
T}–––}
P
P
T}–6}
P
Q4
U
P4
T}–––}
P
P
T}}
S
R
Q
P4}––(*
P2
Q
Q2
S
P2
R}}
Q
U
P
T}}*}(*,},.}.0}

Q
0
T
P0
V}––– }
P
Q
R
Q
T
P
S}–}<}0<>}>R}0:>
P

Q
P
T
PP
U}–}$ }( "}"~}("
P|‘X|
S
|
V|‘

S
|‘h|
R

Q
|
T
P|
U"}–––
P
P 
Q}––}}$$}8$&}$&(}(*}*,},æ
}8–
¦

P",
Pä
‘Pä
‘Tä

Rä

Q

P
ä

T}"}
Q"
S
P"
R} }
Q 
S
P 
R}––}
P
R}––H}
PH
V2}––
P2
Q}–}$}L}$
P
J
SJ
Q
SJ
UJ
R
QJ‘`
PJ
T}’}}}$}–––

P
P"
Q}–––N}
PL
UL
SL
RL
Q
PL
T}H}
PF
T
PF
U4}–(.
P,}–
P}}$,}0,.}.
W

S
.
T
R.‘d
Q.
V
P.
U}––.}
P.
U}

P
Q
P
R}}$}(}f}(b
U
b‘
b‘
Sb‘h
Rb
W
Qb
V
Pb
T}} ˆ}øˆŠ}

R
Š‘h

Q
Š
V
PŠ
U}––2}$24}4>}$04
P<
S
<
V<
Q
S<‘h<
R
Q<
U
P<
T}–} †}(†ˆ}

R
ˆ‘h

Q
ˆ
U
Pˆ
T}––}}(}}}:}(
P
8
V

Q
8
U
P8
T}––V}
PF
U}–T}NP
PRT
P
R
PP
U}––Ž}
P*
W}–}
P}H}}4}}––&}
P
T}––$}
Q$
T}}}&}}–}

P}}
R
T

Q
P}––}
Q
P}––$}
P"$
P
R"
T
Q
P}–}
P}–}
P}––Ú
} (>‘h

‘h$>
WÊì
W
4

W$>
V


V$>
Uʀ

U">‘`ʀ
‘`">‘dʀ
‘d
P">
Tʀ

T}––*}
P 
T}–6
}~¨
VVd
P
P*¨
UÆä
U}–D}
P}––0}
P0
T}2}}––&}
Q
P}––¶}
P(
T}––}
S
S

R
R
Q
P}–––}
R
Q
P}8}0
S0
R0
Q
P}}}–(}"
Q
T$(
T
Q

P}8}0
S0
R0
Q

P}}}}–
}
P}–––R}4R
T
RR
U
QR
V
P0
T}–––J}.J
T
RJ
U
QJ
V
P*
T}–}

P}–––X}:X
T
RX
U
QX
V
P6
T}–}

P}–––P}4P
T
RP
U
QP
V
P0
T}–––L}.L
T
RL
U
QL
V
P*
T}––F}
RD
U
QD
V
PD
W}.}}}}.}}}"}}$}}–}
P}–––x}
P`
Tft
T}}}––}
Q
P}––ž}vš
P(H
Rvž
R
P@
TJž
T}––”}
P8
T}–z}
Qz
U
P>
TBz
T}}}–––B}*<
P
PB
U}}}(}&
S
R 
Q
P}}
S
R
Q
P}–^}L
P}}}}}}}}}}}––*}
Q
P}––*}
P*
T}}}–}
P}––0}
P.
T}–}
P}–}
P}–}

P}}
R
T
Q
P}–}
P},}
P*,
P
R
U
Q
T

P
*
V}:}
Q:
U
P0
T}}––}
Q
P}}}}}} }}}}–Ø}Ä
U}}––"}
Q
P}–––}
R
Q
P}–––}
R
Q
P}–}
P}––}
Q
P}}}–––}
Q
T
P}}}––}
Q
P}––$}
P
T}6}
Q6
T
P6
U}
}
b
}Èb
d
}¶¼
T4
8

TfŒ‘T¶¼‘T0
8
‘TfŒ
V¶¼
V0
8

V
P
QŒ‘h
P
R}}–––}$
}0

} 
P’²
P ‘’®‘ 
V’Ô
V ‘’Ö‘ ‘’Ö‘ ‘’Ö‘ ‘ Tl‘ ’Ö‘ ô
‘  
R ‘`Tl‘`’Ö‘`ô
‘` ‘d 
S’®
S}––}$
}À

}
l
}Àf
W
@

Wf‘¦º‘f‘
B
‘"
Sf‘
B
‘f‘ 
B
‘ 
R*
Pf‘`f
V¦º
V


Vf‘h}
}}––4}$
U(4
U}–––$}
Q$
T

P}––$}
P
T} }}–}
P}–*}

P}––4}
P$
T}–––}
P
P
P}–:}
P}}––0} "
P$&
P"
Q*.
Q
P*.
P}4}} }} }}}}–––
} 
h}Èhj}
Rj‘h
Qj
V

P}––@}
S8
V
R
T
Q
P}}}––}
P
U}–}
PŒ}–Œ
P}˜}DF
P–˜
P
P2
T}b}}––
}
Q
P}4}
Q4
U

P
4
T}–}
P}–––}
Q
T
P}––:}
P2
T}8}}––^}
P^
U}V}:<
PTV
P,
T0T
T}–––^}VX
PT
U
PT‘h}>}}>}}@}Œ}–Œ
P}}}}}*}}–––4}.0
P24
P

P}–––T}.0
PRT
P
P}}}––ª}BV
QB€
U†¦
U
Q,
V
P}n}4j
T
Q,
T
P}–––^}
Q,
U
P}–Ô}`b
P2B
P
Q,
U
P}––¸}02
P¶¸
P
Q,
U2Œ
U
P}– }02
Pž 
P
Q,
T
P}––}02
P”–
P
Q,
T
P}–<}
Q}–<}
Q}––¸}02
P¶¸
P
Q,
U2Œ
U
P}––r}
0
T
Q}~}\^
P
Q,
U
P}Ž}ln
P
Q,
U
P}Ž}ln
P
Q,
U
P}–€}<>
P}–
}
Q}–––6},.
P

Q

P}R}}0}}0}}0}}0}}¤}}–––4}.0
P24
P

P}–––4}.0
P24
P

P}}–––T}.0
PRT
P
P}–––4}.0
P24
P

P}
}}}}–|}02
Pz|
P
Q,
U
P}–|}02
Pz|
P
Q,
U
P}–––
}6R
V\
P²º
P}–––h}FJ
V
P^d
P}t}6L
P$
Q
Pt
T}}}6}
S6
U
R6
V
Q6
W
P6
T}}}––>}
P.
R}d}}d}}d}}d}}d} }2}}–
P}}J}(JL}}–}
P}––}
T
R
S
V
P
W}
}
`

Vd
|

VPd
Unz
U}(}}––}$
}($
&
}0>
Pì‘`
Pì‘h},}}––}
Q
P},}} }}–”}
P
S}}F}FH}}}L}LN}}(
}}j}}*}}}€}À€‚}
P}––L}0
V
QL
W
P
UL
U}®}}8}}}}–––F}
Q@
U
P}––}t}0tv}@P
V2
P}––b}"4
P
P}
}
Ì}ÀÌÎ}$
R}–H}
Q}––}}È}–}È
P”–
PÐÜ
PÐÜ
U$
*

Pèþ
U
`

U¾Æ
P¼è
Uôþ
U
Q˜‘h
PÆ‘dþ*
‘df
0‘d}–––<}68
P:<
P(
P
$
T(8
T8
U8
V
R8
W
Q
P}–––}
R
Q
P}–0} 02}2<} .2
P:<
P
Q2
U
P}ä}}¨}}$}}–––}$P}(PR}
SR
U
RR
V
Q8‘`
P6
W}–––}$L}(LN}
SN‘h
RN
U
Q2
W
P2
V}"}}–
P
}––

Q
P},}"$
P*,
P
S
R*
T
Q
P$*
P}–––}
R
Q

P}–}
P}}}–––} }( } Ô}( 
PÒÔ
P‘X ´‘XÐБX
RÀ
U
Q‘d ´‘d
P $
P}v}
 
U@L
Uhv
U
Q 
V@L
Vhr
V
P}–R}H
TLP
T
P
QLP
Q}€}
Qz~
Q
Pz~
P}–>}(
P8<
P
P
R8<
R}––2}&(
P02
P
Q(
V
P"0
T}n}
P
U4>
ULj
U}–––š}
P˜š
P
Q
T28
Tfj
T
P
V28
Vfj
Vx–
V}–&}
P$&
P
Q"
U

P}–
P
P
Q
P
P}–4}
P}–}
P}–}
P}–}
P}}J} JL}}
}}}–
P}}
P
P
Q
P}}\}Ø\^}"X
U
Q^
T
P^
V}–––}}}˜}}}H}˜
P}}}}˜}}}>}˜,4
R
P}}}––}
P
T}–––}}*}˜*,},.}.0}}–}
P}Œ}
Rf
U
Pˆ
V}–
}$
®}(®°}°º}(¬°
P¸º
Pp
T€´
Tp
U۬
Up
W€´
W
S
Rp‘dŠ¨‘d
Qp
V
Pp‘\€¨‘\}––}
P
U}––}
P
U}–––}
R
Q
P}–}
P}–}
P}p}<>
Pbd
P
PJ
T}}
S
R
Q
P}–H}68
PFH
P
F
T
RF
U
QF
V

P
F
W}––}$>}(>@}@j}(<@
Phj
PP
Ubh
U
SP
Wbh
W
RP
Vbh
V
QP
Tbh
T
P8‘\@P‘\bf‘\}–}$P}0PR}Rb}0NR
P`b
P
S`
T
R`
V
Q"`
U
P"L‘\R`‘\}––H}
PD
U}––@}8>
P >
T,
V
>
U
P>
U}–––p}
QR
PVn
P}}b}(bd}} }}–––
R
Q
P}}}}}––‚}0
P4F
P}–}b}ˆ
bd}d€
}ˆ
`
t

QD
T

Q(
2

P
8

U
8

W
8

Tîø
Qì

Wì

Tªä
Wª

T| 
Wz

T`d
P`
b

P
TPj
Tz

T
T

T^
€

T
Q
W
P‘d}–––}2}Ð24}4~}Ð04
Ppr
P
Q~
U
P.‘d4~‘d}–––}@} @B}BF} >B
PDF
P*<
Q*<
R*<
S
Q
P}–}*}(*,},–}(bv
Qd”
Tb”‘X(,
P”–
P ,
W,
V,
T
Q&‘hb”‘h
P}–}*}(*,},–}(bv
Qd”
Tb”‘X(,
P”–
P ,
W,
V,
T
Q&‘hb”‘h
P}}
P
P
P
T}–$}
P}–
}
&}ð&(}(Ð}ðnŒ
T$(
PÎÐ
P
P(4
P"
R
Q
P
T"
T<H
T}–}$T}(TV}V‚}(X`
Tnt
Tx~
TRV
Prt
P8P
U*
PV\
PV
T
SF
VV`
Vx‚
V
RF
WV`
Wnt
Wx‚
W
QF‘`V`‘`x‚‘`

P
$
Q}} D}(DF}FT}(BF
PHJ
P$
P
RT
V
QF‘d
PT
U}
P
P
Q
P(}– "
P&(
P
Q"&
Q
P}2}*,
P02
P0
T
R0
U
Q,0
Q
P}}$&}(&(}(~}($(
Pln
P
TXf
Tn~
T

U (
UX~
U
S
W (
W
R‘d
Q
V (
V
P‘\X~‘\}–(} "
P&(
P

Q"&
Q
P}n} dj
TXZ
Pln
P,
TBb
T"
P
Rj
V
QV‘d\b‘d
PB
Ubj
U}–4}.0
P24
P
*
Q02
Q,
P}–––p}Z\
P`b
PX
T\p
T
PX
U\p
U}–,}$&
P*,
P
 
Q&*
Q"
P}–––:}.
P0
T6:
T}–––
P
P
P}–––
P
P
P}
P
P
Q
P}–––
P
P
P}–––
P
P
P}–––
P
P
P}––– }
P 
P
P}
}}}–

P}–

P}–
P}–
P}––}
Q
P}–––}
Q
T
P}}–––&}

P$&
P
P}}–––&}

P$&
P
P}
}}––
Q
P}––}
P
T
}}––}
P
U}}}}}}}}
P
P
P
T}–$}
P}––`}"$
P^`
P
P$0
P 
R
Q
P
T 
T8D
T}––ž}†ˆ
Pœž
Plr
PDJ
Vd”
V˜œ
V
PR
Ud~
Uˆœ
U}â} âä}äè} àä
Pæè
P*
UF
U 
RFN
R
Q
P
V *
Vx€
VÄÞ
V}–––<} <>}>Œ} :>
PŠŒ
P
P>J
P8
RRX
R
Q
P
U8
URd
U}} 
}0
 
} 
"
}"
&
}0
"

P$
&

P(‘\jl‘\Ž ‘\(
Ujl
UŽ 
U(
R
Q
P2‘`jl‘`Ž’‘`°¸‘`

‘`}–r}LN
Ppr
P
p
T
Pp
U}
P
P
P
P}–––@}
P>@
P"
P
Q
P$
T*<
T}–––@}
P>@
P"
P
Q
P$
T*<
T}–––H}BD
PFH
P@
TDF
T
R&4
RDF
R
Q
P@
UDF
U}–Z}
PXZ
P(
P 
R08
R
Q
P(
S0J
S}––2}
P02
P"
R
Q
P$.
P}–––V} "
PTV
P
R
R
Q
P(0
P}––}\
}ø\
^
}^
n
}øZ
^

Pl
n

P2l‘ˆ4¦
W¾ì
Wô

W2
X

W2¦
U¾

U
@

U
Q¦
T¾Ü
Tôö
T
P2¦
V¾

V
X

V}
} ÂÌ
R´¾
R68
P


P(‘d>L‘dXt‘dzš‘d¢´‘d8
V>L
V^t
VÔ

V
R(4
R
Q
P(
S>D
SXt
Sz²
S}–––

P
P
Q}–}
P
P
P
Q
P}––:}
P8
T}––2}"$
P02
P}4}
P24
P
P
T}6}
P46
P
P
T}6}
P46
P
P
T}} ¾}ؾÀ}À4
}ؼP(
*

P^n
P$J‘\‚¤‘\ÀÄ‘\Ôä‘\&X
PŽ¤
P¼
PÀÎ
Pþ

P
R6‘hJX‘h^n‘h

Q$J
U‚ 
U´º
U
P$J‘`Ž¤‘`¬º‘`ÀÄ‘`Ôä‘`}––¢}\^
P–˜
P(V
TZ^
T„”
T&V
UZ~
U„”
U&
Q&
P<P
PVZ
P^r
Px~
P}ì} :<
Pàâ
P8‘dLx‘dŽ–‘d¤¶‘d8
PXx
P¶È
P
Q
R
P8
WLx
WŽ˜
W¤Ô
W}–} &}(&(}(¦}(*F
T$(
P¤¦
PF‘\Ld‘\(
Q
PF‘`Ld‘`˜¢‘`}–L}
PJL
P
Q
PH
T}}
P
P
Q
P}––}}}T}
PRT
P
R
Q
P"
P}}x}Øxz}zš}Øvz
P˜š
P}–}}ˆ}
S
R}}}}}}}}}–––
R
Q
P}–@}8:
P
R@
T
Q@
U}T
} ªÚ‘h8:
PN
P

P
P:
TTÚ
Tä

T0
B

TP
T

T}–
}
Q}}}–– }
Q 
P} }€”
Q|ž
Pà
B
QR
X

PÎà
P°¼
PX
Sþ


S$
4

SJP
S
¢
Qþ

Q$
D

QJh
Qr€
Qœ
Pþ


P$
:

PJV
P`h
P
P

T
B
TJŠ
T}––}
P
P}^}DX
S
P,.
P\^
PX
RX
Q*
P.X
P}–– }NP
Pž 
P6
R
Q
Pp
T}–––œ}p„
Qpš
P
P}–– }
P
P}}–––ž}
P,.
Pœž
Pf
R.
Q
P|
T}–L}
P}–
}
P}}––L}<
V
P}^}DX
S
P,.
P\^
PX
RX
Q*
P.X
P}–––¼}¤¼
QŒœ
Q
R
QP
Px”
Pœ¬
P}–Ô}†š
R
T
P|¤
PÊÒ
P}–Ô}†š
R
T
P|¤
PÊÒ
P}}–p}Tl
Q

P*,
Pjl
P,
R,
Q(
PF\
Plp
P}–^}&
P}–Z}"
P}––}$}0}À}0x¢
Uª¶
Ubd
Wv¢
Wª¸
WDh‘Tv¢‘Tª¸‘T
P46
P¨ª
P¾À
P
S2‘h6h‘hv¢‘hª¸‘h
R^
W
Q^
Udh
U

P
h
Tv¾
T}B}<>
P@B
P
P>@
T}j}
Phj
P
PB
T}––ì
}¾Ø
W0
L

W>Ô

UØ
â

U
P:â

T}–Ê}Ä
P}––¾} ¬®
P¼¾
P:P
P¨‘d
P¨
T®¼
T}}$J}(JL}LŠ}(HL
PNP
P„†
P
8
WLp
WzŠ
W
SL‘hPp‘hzŠ‘h
RL‘dPp‘dzŠ‘d
QL‘`Pp‘`zŠ‘`
Pp
TzŠ
T}––`}>R
Q`
P}
P
P
Q
P}–T}NP
PRT
PD
QPR
Q&
P}–––Ð}.0
P24
P4
W(
R04
R
Q(
U04
U
P(
T04
T}––0}*
Q0
P}––2},
Q2
P}––6}0
Q6
P}––6}0
Q6
P}>}
P<>
P
P<
U}––Z}B
QB
P}–}$<}0<>}>ð
}0:>
Pî
ð

P(8
V>`
V€œ
V$
,

V(0
Q(8
P 8‘T>B‘TF`‘T€œ‘T²þ‘T
,
‘TD

‘T¦
¶
‘TB
WF`
W€œ
W²þ
W
,

WD


W¦
¶

WÆ
à

Wä
î

W
8‘P>B‘PF`‘P€œ‘P²þ‘P
,
‘PD

‘P¦
¶
‘P8‘>B‘F`‘€œ‘²þ‘
,
‘D

‘¦
¶
‘
S`
V
R8‘d>B‘dF`‘d
Q8‘`>B‘`F`‘`
P`
T€œ
T²þ
T
,

TD


T¦
¶

TÄ
Ø

T}}$,}(,.}.`
}(*.
P^
`

P (
V.’
VÜä
V(‘X.’‘Xœª‘XÌØ‘XÜä‘Xîü‘X 
*
‘X
’
Wϻ
WÌØ
WÜä
Wîü
W 
*

W8
P

WT
^

W
S(‘h.’‘hœª‘hÌØ‘hÜä‘hîü‘h 
*
‘h
Rp
V
Q(‘`.p‘`
P’
Tϻ
TÌä
Tîü
T 
*

T8
H

T}X}>@
PVX
P
R@
U
Q@
V
P"V
T}}$’}(’”}”´}(”
P®°
P>
W”˜
W¤´
W>
U˜˜
U¤´
U
U
S>
V”˜
V¤´
V
R>‘d”˜‘d¤´‘d
Q>‘`”˜‘`¤´‘`
P>
TPˆ
T”˜
T¤´
T}¶}&(
P´¶
P
P:
T}–––¦}>B
P’¤
P
Pœž
P¤¦
P
P 
T}–––F} B
V
PF
T}––.}
P&
T}–0}"$
P.0
P.
U
P.
T}––Ê}
PÈ
T}}}}}}}–
P}–„}
R‚
W8
Q
PX‚
T}–––ä} 8ª
V8z
P4Æ‘`4Æ‘d
$‘h4Æ‘h

W4Æ
W
P$
T4Æ
T}–0} ,
P
Q
U0
U
P}–––¢}
P–˜
P
P 
T0J
Tfr
TzŒ
T}–––&}
P$&
P
P}}––

P

P}––

P

P}––}
Q
P<}––

Q
P}––X}>
Q,
P}}–t}tv}v¦}¦¨} 
T8L
Tv€
T*
U8T
Uv†
U*
P8\
Pv¤
P}–––L}
TFL
T
P}–––D}
PBD
P
P}h}"$
P&(
P(
UJN
U^h
U 
S$(
S 
R$(
R
Q 
\$(
\
P 
T$(
TJN
T},}
S$
R$
Q 
P}^}XZ
P\^
P
PZ\
T}„}~€
P‚„
P
Pt‚
T}–}
P}–––
R
Q
P
}––
Q
P}–––Ô}Š
TÊ
RÎÔ
RÊ
QÎÔ
QÊ
PÎÔ
P}œ
}$
RT@

RX
Š

R$
ST@

SX
œ

S$
QT@

QX
œ

Q$
PT@

PX
œ

P}––j}.T
T&2
Q:T
Qbh
Q "
Phj
P
QT
W
PT
U}–"}
P}F}––@B
PDF
P}–2}"$
P02
P 
P$*
P.0
P
R.
V
Q.
W}––j}"$
Pdf
Phj
P
4
V
P4
U}––†}
Q‚
Q}––p
}np
P¸º
Pn
p

Pê
W
Pl

T}}}–––‚
}|~
P,
.

P€
‚

P
QN

V
Pd

U}–2} ÚÜ
P,.
P02
P’\‘h²à
Päî
Pî
W,
 

Wæ
|
W
Pî
U,
 

Uæ
º
U*
U}––l}LN
TRj
TH^
P*,
P46
P8:
P<>
Pjl
P6
S:H
S}–– }
P
T}}}$}}:}46
P8:
P
P8
T}––}
P
T}–
P}Œ}(*
P,.
PŠŒ
P
QZ
Utz
U$
P.2
P}–
P}È}6¬‘h2¬
W&(
P`b
PÆÈ
P
Q¬
V
PÄ
T}–––V}PR
PTV
P$
P(,
P
P,
TRT
T}–j}Z\
Phj
P<f
W
Ph
T}–¾
}
Pˆ
Š

P
Pr
T† 
T´Ú
Tìî
T.
f

TŠ
˜

T}–––t}
PD
TJt
T}–––} }0 ¢}¢4
}0
Pš
W¢"

W}––}@} @B}
P>
T}–
P}––}L} LN}
PJ
T}–
P}–&}
P}––}F} FH}
PD
T}}
}}
}}
}}
}}
}}}}
}}}}}}}}0}}0}}8}}0}}}|} |~}}H}}D}}}}&}}}}}z
}}}\
}0\
^
}}}}–4}
P}–––}¬}ð¬®}}d}}





        


    _HIDO_ATLITE_H_ 
&AT_READ_CHAR_LF 0x0A
'AT_READ_CHAR_CR 0x0D
YHIDO_AT_LITE_MAX_CMD_COUNT 64
ZHIDO_AT_LITE_MATCH_FLAG_SET 0x01
[HIDO_AT_LITE_MATCH_FLAG_CLEAR 0x00
\HIDO_AT_LITE_MATCH_END_CHAR '\0'
 
 
IDLE 0
STATE_RECV_1B 1
STATE_RECV_R5B 2
STATE_RECV_R33 3
FIN 4
EVENT_KEY_CHAR 1
EVENT_KEY_ENTER 2
EVENT_KEY_DIR_UP 3
EVENT_KEY_DIR_DOWN 4
 EVENT_KEY_DIR_LEFT 5
!EVENT_KEY_DIR_RIGHT 6
"EVENT_KEY_BACKSPACE 7
#EVENT_KEY_DELETE 8
$EVENT_KEY_TABLE 9
&STATE_INPUT 0
'STATE_HISTORY 1

_HIDO_SHELL_H_ 
SHELL_CMD_MAX_COUNT 80
HIDO_ShellPrintf(__VA_ARGS__...) { if(HIDO_ShellGetInput() != HIDO_NULL && (HIDO_ShellGetInput()->m_fnPrintf) != HIDO_NULL) { HIDO_ShellGetInput()->m_fnPrintf(__VA_ARGS__); }}

_INPUT_H_  
CMD_LENGTH 100
HISTORY_MAX_NUM 10



_VLQUEUE_H_ 

_BASEQUEUE_H_ 



_ARRARY_QUEUE_H_ 

    HIDO_TYPEDEF_H_ 
NULL 0
HIDO_NULL 0
HIDO_OK 0
HIDO_ERR -1
HIDO_OFFSET_OF(type,member) ((HIDO_UINT32) &((type *)0)->member)
HIDO_ARRARY_COUNT(arrary) (sizeof(arrary)/sizeof((arrary)[0]))
HIDO_ASSERT(bool) while(!(bool)){}
DHIDO_DEFINE_BYTE_ARRARY(name,size) HIDO_UINT8 (__ ## name ## Buffer)[(size)]; HIDO_ByteArraryStruct (name) = { (size), 0, __ ## name ## Buffer }



_HIDO_UTIL_H_ 



__CMSIS_ARMCC_H 
$__ARM_ARCH_6M__ 1
>__STATIC_FORCEINLINE static __forceinline
A__NO_RETURN __declspec(noreturn)
D__USED __attribute__((used))
G__WEAK __attribute__((weak))
J__PACKED __attribute__((packed))
M__PACKED_STRUCT __packed struct
P__PACKED_UNION __packed union
S__UNALIGNED_UINT32(x) (*((__packed uint32_t *)(x)))
V__UNALIGNED_UINT16_WRITE(addr,val) ((*((__packed uint16_t *)(addr))) = (val))
Y__UNALIGNED_UINT16_READ(addr) (*((const __packed uint16_t *)(addr)))
\__UNALIGNED_UINT32_WRITE(addr,val) ((*((__packed uint32_t *)(addr))) = (val))
___UNALIGNED_UINT32_READ(addr) (*((const __packed uint32_t *)(addr)))
b__ALIGNED(x) __attribute__((aligned(x)))
e__RESTRICT __restrict
ƒ__NOP __nop
Š__WFI __wfi
’__WFE __wfe
™__SEV __sev
¢__ISB() do { __schedule_barrier(); __isb(0xF); __schedule_barrier(); } while (0U)
­__DSB() do { __schedule_barrier(); __dsb(0xF); __schedule_barrier(); } while (0U)
¸__DMB() do { __schedule_barrier(); __dmb(0xF); __schedule_barrier(); } while (0U)
Å__REV __rev
í__ROR __ror
÷__BKPT(value) __breakpoint(value)
œ__CLZ __clz

    HIDO_TYPEDEF_H_ 
NULL 0
HIDO_NULL 0
HIDO_OK 0
HIDO_ERR -1
HIDO_OFFSET_OF(type,member) ((HIDO_UINT32) &((type *)0)->member)
HIDO_ARRARY_COUNT(arrary) (sizeof(arrary)/sizeof((arrary)[0]))
HIDO_ASSERT(bool) while(!(bool)){}
DHIDO_DEFINE_BYTE_ARRARY(name,size) HIDO_UINT8 (__ ## name ## Buffer)[(size)]; HIDO_ByteArraryStruct (name) = { (size), 0, __ ## name ## Buffer }


HIDO_FSM_DBG HIDO_Debug

_HIDO_TIMER_H_ 
HIDO_TIMER_TICK_S(s) ((s) * 1000)
HIDO_TIMER_TICK_MS(ms) ((ms))
HIDO_TIMER_TYPE_ONCE 0
HIDO_TIMER_TYPE_LOOP 1
HIDO_TIMER_ID_MAX_CNT 32

_HIDO_FSM_H_  
HIDO_FSM_DECLARE(name) extern HIDO_FSMStruct g_stFSM ## name
HIDO_FSM_STATE_EXTERN(name) extern const HIDO_StateStruct g_stState ## name
HIDO_FSM_DECLARE_IMPLEMENT(name) HIDO_FSMStruct g_stFSM ## name = { HIDO_NULL };
HIDO_FSM_STATE_DECLARE(name) extern const HIDO_StateStruct g_stState ## name; HIDO_INT32 name ## Proc(HIDO_FSMStruct *_pstFSM, HIDO_UINT32 _u32Event, void *_pArg);
!HIDO_FSM_DETACHED_STATE(name) extern HIDO_StateStruct g_stState ## name; HIDO_INT32 name ## Proc(HIDO_FSMStruct *_pstFSM, HIDO_UINT32 _u32Event, void *_pArg);
&HIDO_FSM_STATE_FULL_DECLARE(parent,name) HIDO_FSM_STATE_DECLARE(name)
(HIDO_FSM_STATE_IMPLEMENT(name,parent,init) const HIDO_StateStruct g_stState ## name = { #name, parent, init, name ## Proc }; HIDO_INT32 name ## Proc(HIDO_FSMStruct *_pstFSM, HIDO_UINT32 _u32Event, void *_pArg)
-HIDO_FSM_DETACHED_STATE_IMPLEMENT(name,parent,init) HIDO_StateStruct g_stState ## name = { #name, parent, init, name ## Proc }; HIDO_INT32 name ## Proc(HIDO_FSMStruct *_pstFSM, HIDO_UINT32 _u32Event, void *_pArg)
1HIDO_FSM_DETACHED_STATE_SETTLE(name,parent,init) g_stState ## name.m_pstParent = (parent); g_stState ## name.m_pstInit = (init);
5HIDO_FSM(name) (&g_stFSM ## name)
6HIDO_FSM_STATE(name) (&g_stState ## name)
8HIDO_EVENT_ENTRY 0
9HIDO_EVENT_EXIT 1
:HIDO_EVENT_ENTRY_NAME "EVENT_ENTRY"
;HIDO_EVENT_EXIT_NAME "EVENT_EXIT"
=HIDO_EVENT_OK 0
>HIDO_EVENT_NO_PROC 1
?HIDO_STATE_MAX_DEPTH 10
pHIDO_FSM_DBG_FLAG_OFF 0
qHIDO_FSM_DBG_FLAG_ON 1

    HIDO_TYPEDEF_H_ 
HIDO_NULL 0
HIDO_OK 0
HIDO_ERR -1
HIDO_OFFSET_OF(type,member) ((HIDO_UINT32) &((type *)0)->member)
HIDO_ARRARY_COUNT(arrary) (sizeof(arrary)/sizeof((arrary)[0]))
HIDO_ASSERT(bool) while(!(bool)){}
DHIDO_DEFINE_BYTE_ARRARY(name,size) HIDO_UINT8 (__ ## name ## Buffer)[(size)]; HIDO_ByteArraryStruct (name) = { (size), 0, __ ## name ## Buffer }


 _DECA_PARAM_TYPES_H_ 
NUM_BR 3
NUM_PRF 2
NUM_PACS 4
NUM_BW 2
NUM_SFD 2
NUM_CH 6
NUM_CH_SUPPORTED 8
PCODES 25
,XMLPARAMS_VERSION (1.17f)
5PEAK_MULTPLIER (0x60)
6N_STD_FACTOR (13)
7LDE_PARAM1 (PEAK_MULTPLIER | N_STD_FACTOR)
9LDE_PARAM3_16 (0x1607)
:LDE_PARAM3_64 (0x0607)
 
FORCE_SYS_XTI 0
ENABLE_ALL_SEQ 1
FORCE_SYS_PLL 2
READ_ACC_ON 7
READ_ACC_OFF 8
FORCE_OTP_ON 11
FORCE_OTP_OFF 12
FORCE_TX_PLL 13
jCPUID_OTP_ADRESS 0x1d
–
LDOTUNE_ADDRESS (0x04)
—
PARTID_ADDRESS (0x06)
˜
LOTID_ADDRESS (0x07)
™
VBAT_ADDRESS (0x08)
š
VTEMP_ADDRESS (0x09)
›
XTRIM_ADDRESS (0x1E)
ªB20_SIGN_EXTEND_TEST (0x00100000UL)
«B20_SIGN_EXTEND_MASK (0xFFF00000UL)
­DRX_CARRIER_INT_OFFSET 0x28
®DRX_CARRIER_INT_LEN (3)
¯DRX_CARRIER_INT_MASK 0x001FFFFF

_DECA_DEVICE_API_H_ 
DWT_SUCCESS (0)
DWT_ERROR (-1)
DWT_TIME_UNITS (1.0/499.2e6/128.0)
DWT_DEVICE_ID (0xDECA0130)
DWT_BR_110K 0
 DWT_BR_850K 1
!DWT_BR_6M8 2
%DWT_PRF_16M 1
&DWT_PRF_64M 2
)DWT_PAC8 0
*DWT_PAC16 1
+DWT_PAC32 2
,DWT_PAC64 3
1DWT_PLEN_4096 0x0C
2DWT_PLEN_2048 0x28
3DWT_PLEN_1536 0x18
4DWT_PLEN_1024 0x08
5DWT_PLEN_512 0x34
6DWT_PLEN_256 0x24
7DWT_PLEN_128 0x14
8DWT_PLEN_64 0x04
;DWT_SIG_RX_NOERR 0
<DWT_SIG_TX_DONE 1
=DWT_SIG_RX_OKAY 2
>DWT_SIG_RX_ERROR 3
?DWT_SIG_RX_TIMEOUT 4
@DWT_SIG_TX_AA_DONE 6
BDWT_SIG_RX_PHR_ERROR 8
CDWT_SIG_RX_SYNCLOSS 9
DDWT_SIG_RX_SFDTIMEOUT 10
EDWT_SIG_RX_PTOTIMEOUT 11
FDWT_SIG_TX_PENDING 12
GDWT_SIG_TX_ERROR 13
HDWT_SIG_RX_PENDING 14
JDWT_SFDTOC_DEF 0x1041
LDWT_PHRMODE_STD 0x0
MDWT_PHRMODE_EXT 0x3
PDWT_START_TX_IMMEDIATE 0
QDWT_START_TX_DELAYED 1
RDWT_RESPONSE_EXPECTED 2
VDWT_FF_NOTYPE_EN 0x000
WDWT_FF_COORD_EN 0x002
XDWT_FF_BEACON_EN 0x004
YDWT_FF_DATA_EN 0x008
ZDWT_FF_ACK_EN 0x010
[DWT_FF_MAC_EN 0x020
\DWT_FF_RSVD_EN 0x040
_DWT_INT_TFRS 0x00000080
`DWT_INT_LDED 0x00000400
aDWT_INT_RFCG 0x00004000
bDWT_INT_RPHE 0x00001000
cDWT_INT_RFCE 0x00008000
dDWT_INT_RFSL 0x00010000
eDWT_INT_RFTO 0x00020000
fDWT_INT_RXOVRR 0x00100000
gDWT_INT_RXPTO 0x00200000
hDWT_INT_SFDT 0x04000000
iDWT_INT_ARFE 0x20000000
mDWT_PRESRV_SLEEP 0x0100
nDWT_LOADOPSET 0x0080
oDWT_CONFIG 0x0040
pDWT_TANDV 0x0001
rDWT_XTAL_EN 0x10
sDWT_WAKE_SLPCNT 0x8
tDWT_WAKE_CS 0x4
uDWT_WAKE_WK 0x2
vDWT_SLP_EN 0x1
yDWT_LOADUCODE 0x1
zDWT_LOADNONE 0x0
}DWT_OPSET_64LEN 0x0
~DWT_OPSET_TIGHT 0x1
DWT_OPSET_DEFLT 0x2
¡DWT_RX_NORMAL (0x0)
¢DWT_RX_SNIFF (0x1)
dwt_write32bitreg(x,y) dwt_write32bitoffsetreg(x,0,y)
‘dwt_read32bitreg(x) dwt_read32bitoffsetreg(x,0)


"    #
$%

__RADIO_H__ 

    
    
 
USE_MODEM_LORA 
REGION_CN779 
LORA_FREQUENCY0 470200000
LORA_FREQUENCY1 471200000
LORA_FREQUENCY2 472200000
LORA_FREQUENCY3 473200000
LORA_FREQUENCY4 474200000
LORA_RX_433 1
 LORA_TX_47X 2
!LORA_RX_47X 3
$RF_FREQUENCY 433000000
%RF_FREQUENCY_R 500000000
&RF_FREQUENCY_T 470200000
'TX_OUTPUT_POWER 22
5LORA_BANDWIDTH 2
9LORA_SPREADING_FACTOR 5
:LORA_CODINGRATE 1
>LORA_PREAMBLE_LENGTH_T 8
?LORA_PREAMBLE_LENGTH_R 8
ALORA_SYMBOL_TIMEOUT 0
BLORA_FIX_LENGTH_PAYLOAD_ON false
CLORA_IQ_INVERSION_ON_T false
DLORA_IQ_INVERSION_ON_R false
_RX_TIMEOUT_VALUE 0
`BUFFER_SIZE 255

HEADFILE_DW_MBX_TAG     
     

ANC_MAX_NUM 50
LORA_MSGTYPE_SYNC 1
LORA_MSGTYPE_CFGRSP 2
LORA_MSGTYPE_UPDATE_CONFIRM 3
LORA_MSGTYPE_RANGEPOLL 4
LORA_MSGTYPE_UPDATEFILE_REQUEST 5
LORA_MSGTYPE_UPDATEFILE_RESP 6
LORA_MSGTYPE_ANCHEARTBEAT_POLL 7
LORA_MSGTYPE_TAGMSGTOWG 0x22
LORA_MSGTYPE_TAGMSGTOWG_GPS 0x23
LORA_MSGTYPE_WGRESPTAG 8
 LORA_MSGTYPE_TAGHEARTBEAT 0x33
!LORA_MSGTYPE_READPARARESP 0x39
#SUBMSG_NONE 0
$SUBMSG_READ_ANCPARA 0x11
%SUBMSG_WRITE_ANCPARA 0x12
&SUBMSG_UPDATE_TAG 5
'SUBMSG_UPDATE_ANC 6
)MSG_TYPE_IDX 0
*MSG_LENGTH 1
+SOURCE_ID_IDX 2
,DEST_ID_IDX 4
-SYSTIME_IDX 6
.RANGE_STATE_IDX 7
/SUBMSGTYPE_IDX 9
0WRITEPARA_INDEX_IDX 10
1WRITEPARA_VALUE_IDX 11
2WG_SYNC_RESERVE_IDX 13
HMSG_TYPE_IDX 0
IMSG_LENGTH 1
JSOURCE_ID_IDX 2
KDEST_ID_IDX 4
LSEQNUM_IDX 6
MBAT_IDX 7
NSTATE_IDX 8
OBAR_HEIGHT_IDX 9
PANCNUM_IDX 11
QANCID_IDX 12
UMSG_TYPE_IDX 0
VMSG_LENGTH 1
WSOURCE_ID_IDX 2
XDEST_ID_IDX 4
YNEXTPOLL_TIME_IDX 6
ZPOLL_FREQ_IDX 8
[PWTAG_RW_FLAG_IDX 9
\PWTAG_WRITE_IDX_IDX 10
]PWTAG_WRITE_VALUE_IDX 11
_WGRSP_RWTAG_NONE 0
`WGRSP_RWTAG_READ 2
aWGRSP_RWTAG_WRITE 1
dMSG_TYPE_IDX 0
eMSG_LENGTH 1
fSOURCE_ID_IDX 2
gDEST_ID_IDX 4
hRP_CMD_IDX 6
iRP_INDEX_IDX 7
jRP_LEN_IDX 8
mMSG_TYPE_IDX 0
nMSG_LENGTH 1
oSOURCE_ID_IDX 2
pDEST_ID_IDX 4
qHB_VERSION_IDX 6
rHB_UWBPOWER_IDX 8
sHB_LORAPOWER_IDX 9
tHB_RESERVE_IDX 10

__RADIO_H__ 

__SX126x_H__ 
SX1261 1
SX1262 2
*RADIO_TCXO_SETUP_TIME 0
0RADIO_WAKEUP_TIME 3
5AUTO_RX_TX_OFFSET 2
:CRC_IBM_SEED 0xFFFF
?CRC_CCITT_SEED 0x1D0F
DCRC_POLYNOMIAL_IBM 0x8005
ICRC_POLYNOMIAL_CCITT 0x1021
OREG_LR_CRCSEEDBASEADDR 0x06BC
TREG_LR_CRCPOLYBASEADDR 0x06BE
YREG_LR_WHITSEEDBASEADDR_MSB 0x06B8
ZREG_LR_WHITSEEDBASEADDR_LSB 0x06B9
_REG_LR_PACKETPARAMS 0x0704
dREG_LR_PAYLOADLENGTH 0x0702
iREG_LR_SYNCWORDBASEADDRESS 0x06C0
nREG_LR_SYNCWORD 0x0740
sLORA_MAC_PRIVATE_SYNCWORD 0x1424
xLORA_MAC_PUBLIC_SYNCWORD 0x3444
}RANDOM_NUMBER_GENERATORBASEADDR 0x0819
‚
REG_RX_GAIN 0x08AC
‡
REG_XTA_TRIM 0x0911
Œ
REG_OCP 0x08E7
´XTAL_FREQ ( double )32000000
µFREQ_DIV ( double )pow( 2.0, 25.0 )
¶FREQ_STEP ( double )( XTAL_FREQ / FREQ_DIV )
¸RX_BUFFER_SIZE 256
 

__LIS3DH_DRIVER__H  !"
0IIC2_READ_SDA HAL_GPIO_ReadPin(SDA_GPIO_Port, SDA_Pin)
1SDA_1 HAL_GPIO_WritePin(SDA_GPIO_Port, SDA_Pin, GPIO_PIN_SET)
2SCL_1 HAL_GPIO_WritePin(SCL_GPIO_Port, SCL_Pin, GPIO_PIN_SET)
4SDA_0 HAL_GPIO_WritePin(SDA_GPIO_Port, SDA_Pin, GPIO_PIN_RESET)
5SCL_0 HAL_GPIO_WritePin(SCL_GPIO_Port, SCL_Pin, GPIO_PIN_RESET)
G__ARCHDEP__TYPES 
[__SHARED__TYPES 
ñ
__SHARED__CONSTANTS 
ó
MEMS_SET 0x01
ô
MEMS_RESET 0x00
ú
LIS3DH_WHO_AM_I 0x0F
ý
LIS3DH_CTRL_REG1 0x20
þ
LIS3DH_ODR_BIT BIT(4)
ÿ
LIS3DH_LPEN BIT(3)
€LIS3DH_ZEN BIT(2)
LIS3DH_YEN BIT(1)
‚LIS3DH_XEN BIT(0)
…LIS3DH_CTRL_REG2 0x21
†LIS3DH_HPM BIT(6)
‡LIS3DH_HPCF BIT(4)
ˆLIS3DH_FDS BIT(3)
‰LIS3DH_HPCLICK BIT(2)
ŠLIS3DH_HPIS2 BIT(1)
‹LIS3DH_HPIS1 BIT(0)
ŽLIS3DH_CTRL_REG3 0x22
LIS3DH_I1_CLICK BIT(7)
LIS3DH_I1_AOI1 BIT(6)
‘LIS3DH_I1_AOI2 BIT(5)
’LIS3DH_I1_DRDY1 BIT(4)
“LIS3DH_I1_DRDY2 BIT(3)
”LIS3DH_I1_WTM BIT(2)
•LIS3DH_I1_ORUN BIT(1)
˜LIS3DH_CTRL_REG6 0x25
™LIS3DH_I2_CLICK BIT(7)
šLIS3DH_I2_INT1 BIT(6)
›LIS3DH_I2_BOOT BIT(4)
œLIS3DH_H_LACTIVE BIT(1)
ŸLIS3DH_TEMP_CFG_REG 0x1F
 LIS3DH_ADC_PD BIT(7)
¡LIS3DH_TEMP_EN BIT(6)
¤LIS3DH_CTRL_REG4 0x23
¥LIS3DH_BDU BIT(7)
¦LIS3DH_BLE BIT(6)
§LIS3DH_FS BIT(4)
¨LIS3DH_HR BIT(3)
©LIS3DH_ST BIT(1)
ªLIS3DH_SIM BIT(0)
­LIS3DH_CTRL_REG5 0x24
®LIS3DH_BOOT BIT(7)
¯LIS3DH_FIFO_EN BIT(6)
°LIS3DH_LIR_INT1 BIT(3)
±LIS3DH_D4D_INT1 BIT(2)
´LIS3DH_REFERENCE_REG 0x26
µLIS3DH_REF BIT(0)
¸LIS3DH_STATUS_REG 0x27
¹LIS3DH_ZYXOR BIT(7)
ºLIS3DH_ZOR BIT(6)
»LIS3DH_YOR BIT(5)
¼LIS3DH_XOR BIT(4)
½LIS3DH_ZYXDA BIT(3)
¾LIS3DH_ZDA BIT(2)
¿LIS3DH_YDA BIT(1)
ÀLIS3DH_XDA BIT(0)
ÃLIS3DH_STATUS_AUX 0x07
ÆLIS3DH_INT1_CFG 0x30
ÇLIS3DH_ANDOR BIT(7)
ÈLIS3DH_INT_6D BIT(6)
ÉLIS3DH_ZHIE BIT(5)
ÊLIS3DH_ZLIE BIT(4)
ËLIS3DH_YHIE BIT(3)
ÌLIS3DH_YLIE BIT(2)
ÍLIS3DH_XHIE BIT(1)
ÎLIS3DH_XLIE BIT(0)
ÑLIS3DH_FIFO_CTRL_REG 0x2E
ÒLIS3DH_FM BIT(6)
ÓLIS3DH_TR BIT(5)
ÔLIS3DH_FTH BIT(0)
×LIS3DH_CLICK_ON_PIN_INT1_ENABLE 0x80
ØLIS3DH_CLICK_ON_PIN_INT1_DISABLE 0x00
ÙLIS3DH_I1_INT1_ON_PIN_INT1_ENABLE 0x40
ÚLIS3DH_I1_INT1_ON_PIN_INT1_DISABLE 0x00
ÛLIS3DH_I1_INT2_ON_PIN_INT1_ENABLE 0x20
ÜLIS3DH_I1_INT2_ON_PIN_INT1_DISABLE 0x00
ÝLIS3DH_I1_DRDY1_ON_INT1_ENABLE 0x10
ÞLIS3DH_I1_DRDY1_ON_INT1_DISABLE 0x00
ßLIS3DH_I1_DRDY2_ON_INT1_ENABLE 0x08
àLIS3DH_I1_DRDY2_ON_INT1_DISABLE 0x00
áLIS3DH_WTM_ON_INT1_ENABLE 0x04
âLIS3DH_WTM_ON_INT1_DISABLE 0x00
ãLIS3DH_INT1_OVERRUN_ENABLE 0x02
äLIS3DH_INT1_OVERRUN_DISABLE 0x00
çLIS3DH_CLICK_ON_PIN_INT2_ENABLE 0x80
èLIS3DH_CLICK_ON_PIN_INT2_DISABLE 0x00
éLIS3DH_I2_INT1_ON_PIN_INT2_ENABLE 0x40
êLIS3DH_I2_INT1_ON_PIN_INT2_DISABLE 0x00
ëLIS3DH_I2_INT2_ON_PIN_INT2_ENABLE 0x20
ìLIS3DH_I2_INT2_ON_PIN_INT2_DISABLE 0x00
íLIS3DH_I2_BOOT_ON_INT2_ENABLE 0x10
îLIS3DH_I2_BOOT_ON_INT2_DISABLE 0x00
ïLIS3DH_INT_ACTIVE_HIGH 0x00
ðLIS3DH_INT_ACTIVE_LOW 0x02
óLIS3DH_INT1_AND 0x80
ôLIS3DH_INT1_OR 0x00
õLIS3DH_INT1_ZHIE_ENABLE 0x20
öLIS3DH_INT1_ZHIE_DISABLE 0x00
÷LIS3DH_INT1_ZLIE_ENABLE 0x10
øLIS3DH_INT1_ZLIE_DISABLE 0x00
ùLIS3DH_INT1_YHIE_ENABLE 0x08
úLIS3DH_INT1_YHIE_DISABLE 0x00
ûLIS3DH_INT1_YLIE_ENABLE 0x04
üLIS3DH_INT1_YLIE_DISABLE 0x00
ýLIS3DH_INT1_XHIE_ENABLE 0x02
þLIS3DH_INT1_XHIE_DISABLE 0x00
ÿLIS3DH_INT1_XLIE_ENABLE 0x01
€LIS3DH_INT1_XLIE_DISABLE 0x00
ƒLIS3DH_INT1_SRC_IA 0x40
„LIS3DH_INT1_SRC_ZH 0x20
…LIS3DH_INT1_SRC_ZL 0x10
†LIS3DH_INT1_SRC_YH 0x08
‡LIS3DH_INT1_SRC_YL 0x04
ˆLIS3DH_INT1_SRC_XH 0x02
‰LIS3DH_INT1_SRC_XL 0x01
ŒLIS3DH_INT1_THS 0x32
LIS3DH_INT1_DURATION 0x33
LIS3DH_INT1_SRC 0x31
“LIS3DH_FIFO_SRC_WTM 0x80
”LIS3DH_FIFO_SRC_OVRUN 0x40
•LIS3DH_FIFO_SRC_EMPTY 0x20
˜LIS3DH_CLICK_CFG 0x38
šLIS3DH_ZD_ENABLE 0x20
›LIS3DH_ZD_DISABLE 0x00
œLIS3DH_ZS_ENABLE 0x10
LIS3DH_ZS_DISABLE 0x00
žLIS3DH_YD_ENABLE 0x08
ŸLIS3DH_YD_DISABLE 0x00
 LIS3DH_YS_ENABLE 0x04
¡LIS3DH_YS_DISABLE 0x00
¢LIS3DH_XD_ENABLE 0x02
£LIS3DH_XD_DISABLE 0x00
¤LIS3DH_XS_ENABLE 0x01
¥LIS3DH_XS_DISABLE 0x00
¨LIS3DH_CLICK_SRC 0x39
ªLIS3DH_IA 0x40
«LIS3DH_DCLICK 0x20
¬LIS3DH_SCLICK 0x10
­LIS3DH_CLICK_SIGN 0x08
®LIS3DH_CLICK_Z 0x04
¯LIS3DH_CLICK_Y 0x02
°LIS3DH_CLICK_X 0x01
³LIS3DH_CLICK_THS 0x3A
´LIS3DH_TIME_LIMIT 0x3B
µLIS3DH_TIME_LATENCY 0x3C
¶LIS3DH_TIME_WINDOW 0x3D
¹LIS3DH_OUT_X_L 0x28
ºLIS3DH_OUT_X_H 0x29
»LIS3DH_OUT_Y_L 0x2A
¼LIS3DH_OUT_Y_H 0x2B
½LIS3DH_OUT_Z_L 0x2C
¾LIS3DH_OUT_Z_H 0x2D
ÁLIS3DH_OUT_1_L 0x08
ÂLIS3DH_OUT_1_H 0x09
ÃLIS3DH_OUT_2_L 0x0A
ÄLIS3DH_OUT_2_H 0x0B
ÅLIS3DH_OUT_3_L 0x0C
ÆLIS3DH_OUT_3_H 0x0D
ÉLIS3DH_STATUS_REG_ZYXOR 0x80
ËLIS3DH_STATUS_REG_ZOR 0x40
ÍLIS3DH_STATUS_REG_YOR 0x20
ÏLIS3DH_STATUS_REG_XOR 0x10
ÑLIS3DH_STATUS_REG_ZYXDA 0x08
ÓLIS3DH_STATUS_REG_ZDA 0x04
ÕLIS3DH_STATUS_REG_YDA 0x02
×LIS3DH_STATUS_REG_XDA 0x01
ÙLIS3DH_DATAREADY_BIT LIS3DH_STATUS_REG_ZYXDA
ÝLIS3DH_STATUS_AUX_321OR 0x80
ÞLIS3DH_STATUS_AUX_3OR 0x40
ßLIS3DH_STATUS_AUX_2OR 0x20
àLIS3DH_STATUS_AUX_1OR 0x10
áLIS3DH_STATUS_AUX_321DA 0x08
âLIS3DH_STATUS_AUX_3DA 0x04
ãLIS3DH_STATUS_AUX_2DA 0x02
äLIS3DH_STATUS_AUX_1DA 0x01
æLIS3DH_MEMS_I2C_ADDRESS 0x33
éLIS3DH_FIFO_CTRL_REG 0x2E
êLIS3DH_FIFO_SRC_REG 0x2F
ñ__SHARED__MACROS 
òValBit(VAR,Place) (VAR & (1<<Place))
óBIT(x) ( (x) )

        
 
   

FML_SOCKET_H_ 
SOCKET_NUM 3

_HIDO_SHELL_H_ 
SHELL_CMD_MAX_COUNT 80
HIDO_ShellPrintf(__VA_ARGS__...) { if(HIDO_ShellGetInput() != HIDO_NULL && (HIDO_ShellGetInput()->m_fnPrintf) != HIDO_NULL) { HIDO_ShellGetInput()->m_fnPrintf(__VA_ARGS__); }}



CMD_READ 1
CMD_WRITE 2
CMD_REPLY 3
 EUART_RX_BUF_SIZE 100

 __CORE_CM0PLUS_H_GENERIC "?
B__CM0PLUS_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN)
C__CM0PLUS_CMSIS_VERSION_SUB (__CM_CMSIS_VERSION_SUB)
D__CM0PLUS_CMSIS_VERSION ((__CM0PLUS_CMSIS_VERSION_MAIN << 16U) | __CM0PLUS_CMSIS_VERSION_SUB )
G__CORTEX_M (0U)
L__FPU_USED 0Us
__CORE_CM0PLUS_H_DEPENDANT 
¬
__I volatile const
®
__O volatile
¯
__IO volatile
²
__IM volatile const
³
__OM volatile
´
__IOM volatile
à
APSR_N_Pos 31U
á
APSR_N_Msk (1UL << APSR_N_Pos)
ã
APSR_Z_Pos 30U
ä
APSR_Z_Msk (1UL << APSR_Z_Pos)
æ
APSR_C_Pos 29U
ç
APSR_C_Msk (1UL << APSR_C_Pos)
é
APSR_V_Pos 28U
ê
APSR_V_Msk (1UL << APSR_V_Pos)
û
IPSR_ISR_Pos 0U
ü
IPSR_ISR_Msk (0x1FFUL )
“xPSR_N_Pos 31U
”xPSR_N_Msk (1UL << xPSR_N_Pos)
–xPSR_Z_Pos 30U
—xPSR_Z_Msk (1UL << xPSR_Z_Pos)
™xPSR_C_Pos 29U
šxPSR_C_Msk (1UL << xPSR_C_Pos)
œxPSR_V_Pos 28U
xPSR_V_Msk (1UL << xPSR_V_Pos)
ŸxPSR_T_Pos 24U
 xPSR_T_Msk (1UL << xPSR_T_Pos)
¢xPSR_ISR_Pos 0U
£xPSR_ISR_Msk (0x1FFUL )
µCONTROL_SPSEL_Pos 1U
¶CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos)
¸CONTROL_nPRIV_Pos 0U
¹CONTROL_nPRIV_Msk (1UL )
õSCB_CPUID_IMPLEMENTER_Pos 24U
öSCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)
øSCB_CPUID_VARIANT_Pos 20U
ùSCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos)
ûSCB_CPUID_ARCHITECTURE_Pos 16U
üSCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)
þSCB_CPUID_PARTNO_Pos 4U
ÿSCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos)
SCB_CPUID_REVISION_Pos 0U
‚SCB_CPUID_REVISION_Msk (0xFUL )
…SCB_ICSR_NMIPENDSET_Pos 31U
†SCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos)
ˆSCB_ICSR_PENDSVSET_Pos 28U
‰SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos)
‹SCB_ICSR_PENDSVCLR_Pos 27U
ŒSCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos)
ŽSCB_ICSR_PENDSTSET_Pos 26U
SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos)
‘SCB_ICSR_PENDSTCLR_Pos 25U
’SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos)
”SCB_ICSR_ISRPREEMPT_Pos 23U
•SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos)
—SCB_ICSR_ISRPENDING_Pos 22U
˜SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos)
šSCB_ICSR_VECTPENDING_Pos 12U
›SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)
SCB_ICSR_VECTACTIVE_Pos 0U
žSCB_ICSR_VECTACTIVE_Msk (0x1FFUL )
¢SCB_VTOR_TBLOFF_Pos 8U
£SCB_VTOR_TBLOFF_Msk (0xFFFFFFUL << SCB_VTOR_TBLOFF_Pos)
§SCB_AIRCR_VECTKEY_Pos 16U
¨SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)
ªSCB_AIRCR_VECTKEYSTAT_Pos 16U
«SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)
­SCB_AIRCR_ENDIANESS_Pos 15U
®SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos)
°SCB_AIRCR_SYSRESETREQ_Pos 2U
±SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos)
³SCB_AIRCR_VECTCLRACTIVE_Pos 1U
´SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)
·SCB_SCR_SEVONPEND_Pos 4U
¸SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos)
ºSCB_SCR_SLEEPDEEP_Pos 2U
»SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos)
½SCB_SCR_SLEEPONEXIT_Pos 1U
¾SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos)
ÁSCB_CCR_STKALIGN_Pos 9U
ÂSCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos)
ÄSCB_CCR_UNALIGN_TRP_Pos 3U
ÅSCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos)
ÈSCB_SHCSR_SVCALLPENDED_Pos 15U
ÉSCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos)
áSysTick_CTRL_COUNTFLAG_Pos 16U
âSysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos)
äSysTick_CTRL_CLKSOURCE_Pos 2U
åSysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos)
çSysTick_CTRL_TICKINT_Pos 1U
èSysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos)
êSysTick_CTRL_ENABLE_Pos 0U
ëSysTick_CTRL_ENABLE_Msk (1UL )
îSysTick_LOAD_RELOAD_Pos 0U
ïSysTick_LOAD_RELOAD_Msk (0xFFFFFFUL )
òSysTick_VAL_CURRENT_Pos 0U
óSysTick_VAL_CURRENT_Msk (0xFFFFFFUL )
öSysTick_CALIB_NOREF_Pos 31U
÷SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos)
ùSysTick_CALIB_SKEW_Pos 30U
úSysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos)
üSysTick_CALIB_TENMS_Pos 0U
ýSysTick_CALIB_TENMS_Msk (0xFFFFFFUL )
•MPU_TYPE_RALIASES 1U
˜MPU_TYPE_IREGION_Pos 16U
™MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos)
›MPU_TYPE_DREGION_Pos 8U
œMPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos)
žMPU_TYPE_SEPARATE_Pos 0U
ŸMPU_TYPE_SEPARATE_Msk (1UL )
¢MPU_CTRL_PRIVDEFENA_Pos 2U
£MPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos)
¥MPU_CTRL_HFNMIENA_Pos 1U
¦MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos)
¨MPU_CTRL_ENABLE_Pos 0U
©MPU_CTRL_ENABLE_Msk (1UL )
¬MPU_RNR_REGION_Pos 0U
­MPU_RNR_REGION_Msk (0xFFUL )
°MPU_RBAR_ADDR_Pos 8U
±MPU_RBAR_ADDR_Msk (0xFFFFFFUL << MPU_RBAR_ADDR_Pos)
³MPU_RBAR_VALID_Pos 4U
´MPU_RBAR_VALID_Msk (1UL << MPU_RBAR_VALID_Pos)
¶MPU_RBAR_REGION_Pos 0U
·MPU_RBAR_REGION_Msk (0xFUL )
ºMPU_RASR_ATTRS_Pos 16U
»MPU_RASR_ATTRS_Msk (0xFFFFUL << MPU_RASR_ATTRS_Pos)
½MPU_RASR_XN_Pos 28U
¾MPU_RASR_XN_Msk (1UL << MPU_RASR_XN_Pos)
ÀMPU_RASR_AP_Pos 24U
ÁMPU_RASR_AP_Msk (0x7UL << MPU_RASR_AP_Pos)
ÃMPU_RASR_TEX_Pos 19U
ÄMPU_RASR_TEX_Msk (0x7UL << MPU_RASR_TEX_Pos)
ÆMPU_RASR_S_Pos 18U
ÇMPU_RASR_S_Msk (1UL << MPU_RASR_S_Pos)
ÉMPU_RASR_C_Pos 17U
ÊMPU_RASR_C_Msk (1UL << MPU_RASR_C_Pos)
ÌMPU_RASR_B_Pos 16U
ÍMPU_RASR_B_Msk (1UL << MPU_RASR_B_Pos)
ÏMPU_RASR_SRD_Pos 8U
ÐMPU_RASR_SRD_Msk (0xFFUL << MPU_RASR_SRD_Pos)
ÒMPU_RASR_SIZE_Pos 1U
ÓMPU_RASR_SIZE_Msk (0x1FUL << MPU_RASR_SIZE_Pos)
ÕMPU_RASR_ENABLE_Pos 0U
ÖMPU_RASR_ENABLE_Msk (1UL )
ó_VAL2FLD(field,value) (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
û_FLD2VAL(field,value) (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
ˆSCS_BASE (0xE000E000UL)
‰SysTick_BASE (SCS_BASE + 0x0010UL)
ŠNVIC_BASE (SCS_BASE + 0x0100UL)
‹SCB_BASE (SCS_BASE + 0x0D00UL)
SCB ((SCB_Type *) SCB_BASE )
ŽSysTick ((SysTick_Type *) SysTick_BASE )
NVIC ((NVIC_Type *) NVIC_BASE )
’MPU_BASE (SCS_BASE + 0x0D90UL)
“MPU ((MPU_Type *) MPU_BASE )
µNVIC_SetPriorityGrouping __NVIC_SetPriorityGrouping
¶NVIC_GetPriorityGrouping __NVIC_GetPriorityGrouping
·NVIC_EnableIRQ __NVIC_EnableIRQ
¸NVIC_GetEnableIRQ __NVIC_GetEnableIRQ
¹NVIC_DisableIRQ __NVIC_DisableIRQ
ºNVIC_GetPendingIRQ __NVIC_GetPendingIRQ
»NVIC_SetPendingIRQ __NVIC_SetPendingIRQ
¼NVIC_ClearPendingIRQ __NVIC_ClearPendingIRQ
¾NVIC_SetPriority __NVIC_SetPriority
¿NVIC_GetPriority __NVIC_GetPriority
ÀNVIC_SystemReset __NVIC_SystemReset
ÉNVIC_SetVector __NVIC_SetVector
ÊNVIC_GetVector __NVIC_GetVector
ÍNVIC_USER_IRQ_OFFSET 16
ÑEXC_RETURN_HANDLER (0xFFFFFFF1UL)
ÒEXC_RETURN_THREAD_MSP (0xFFFFFFF9UL)
ÓEXC_RETURN_THREAD_PSP (0xFFFFFFFDUL)
Ø_BIT_SHIFT(IRQn) ( ((((uint32_t)(int32_t)(IRQn)) ) & 0x03UL) * 8UL)
Ù_SHP_IDX(IRQn) ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >> 2UL) )
Ú_IP_IDX(IRQn) ( (((uint32_t)(int32_t)(IRQn)) >> 2UL) )
Ü__NVIC_SetPriorityGrouping(X) (void)(X)
Ý__NVIC_GetPriorityGrouping() (0U)ë

__AT_CMD_H__ 
MAX_FRAME_LEN 55
    PWTAG_MAXGROUPNUM 20

MAX_REGTAGNUM 10


LED_GPIO (GPIO_PIN_7)




DELAY_BETWEEN_TWO_FRAME_UUS 400
POLL_RX_TO_RESP_TX_DLY_UUS 470
UUS_TO_DWT_TIME 65536
&FZ_NEARBASENUM_INDEX 10
'FZ_NEARBASEID_INDEX 11
(TAG_NUM_IN_SYS 25
*TAG_KEEPTIMES 30
+REPORT_TAG_KEEPTIMES 3
ú
WG_LOST_SWITCH_THRES 3
û
WG_LOST_NOUWB_COUNT 60
ü
DEFAULT_WG_ID 0xFFFF
§HEATBEAT_UPDATE_TIME 600
    
 
%RNG_DELAY_MS 100
(TX_ANT_DLY 0
)RX_ANT_DLY 32899
-UUS_TO_DWT_TIME 65536
BSPEED_OF_LIGHT 299702547
EFINAL_MSG_POLL_TX_TS_IDX 10
FFINAL_MSG_RESP_RX_TS_IDX 14
GFINAL_MSG_FINAL_TX_TS_IDX 18
HFINAL_MSG_TS_LEN 4
     
  !"#$%
ÔQIDONG_TIME 60
ÕDENGDAI_TIME 30
×YUNDONG_UWB_TIME 1
ØYUNDONG_GPS4G_TIME 100

HEADFILE_DW_MBX_TAG     
     

ANC_MAX_NUM 50
LORA_MSGTYPE_SYNC 1
LORA_MSGTYPE_CFGRSP 2
LORA_MSGTYPE_UPDATE_CONFIRM 3
LORA_MSGTYPE_RANGEPOLL 4
LORA_MSGTYPE_UPDATEFILE_REQUEST 5
LORA_MSGTYPE_UPDATEFILE_RESP 6
LORA_MSGTYPE_ANCHEARTBEAT_POLL 7
LORA_MSGTYPE_TAGMSGTOWG 0x22
LORA_MSGTYPE_TAGMSGTOWG_GPS 0x23
LORA_MSGTYPE_WGRESPTAG 8
 LORA_MSGTYPE_TAGHEARTBEAT 0x33
!LORA_MSGTYPE_READPARARESP 0x39
#SUBMSG_NONE 0
$SUBMSG_READ_ANCPARA 0x11
%SUBMSG_WRITE_ANCPARA 0x12
&SUBMSG_UPDATE_TAG 5
'SUBMSG_UPDATE_ANC 6
)MSG_TYPE_IDX 0
*MSG_LENGTH 1
+SOURCE_ID_IDX 2
,DEST_ID_IDX 4
-SYSTIME_IDX 6
.RANGE_STATE_IDX 7
/SUBMSGTYPE_IDX 9
0WRITEPARA_INDEX_IDX 10
1WRITEPARA_VALUE_IDX 11
2WG_SYNC_RESERVE_IDX 13
HMSG_TYPE_IDX 0
IMSG_LENGTH 1
JSOURCE_ID_IDX 2
KDEST_ID_IDX 4
LSEQNUM_IDX 6
MBAT_IDX 7
NSTATE_IDX 8
OBAR_HEIGHT_IDX 9
PANCNUM_IDX 11
QANCID_IDX 12
UMSG_TYPE_IDX 0
VMSG_LENGTH 1
WSOURCE_ID_IDX 2
XDEST_ID_IDX 4
YNEXTPOLL_TIME_IDX 6
ZPOLL_FREQ_IDX 8
[PWTAG_RW_FLAG_IDX 9
\PWTAG_WRITE_IDX_IDX 10
]PWTAG_WRITE_VALUE_IDX 11
_WGRSP_RWTAG_NONE 0
`WGRSP_RWTAG_READ 2
aWGRSP_RWTAG_WRITE 1
dMSG_TYPE_IDX 0
eMSG_LENGTH 1
fSOURCE_ID_IDX 2
gDEST_ID_IDX 4
hRP_CMD_IDX 6
iRP_INDEX_IDX 7
jRP_LEN_IDX 8
mMSG_TYPE_IDX 0
nMSG_LENGTH 1
oSOURCE_ID_IDX 2
pDEST_ID_IDX 4
qHB_VERSION_IDX 6
rHB_UWBPOWER_IDX 8
sHB_LORAPOWER_IDX 9
tHB_RESERVE_IDX 10


     
 
(STRCMP(cmd,header) strncmp((HIDO_CHAR *)_u8Data, header, sizeof(header) - 1)

FML_SOCKET_H_ 
SOCKET_NUM 3

    HIDO_TYPEDEF_H_ 
NULL 0
HIDO_NULL 0
HIDO_OK 0
HIDO_ERR -1
HIDO_OFFSET_OF(type,member) ((HIDO_UINT32) &((type *)0)->member)
HIDO_ARRARY_COUNT(arrary) (sizeof(arrary)/sizeof((arrary)[0]))
HIDO_ASSERT(bool) while(!(bool)){}
DHIDO_DEFINE_BYTE_ARRARY(name,size) HIDO_UINT8 (__ ## name ## Buffer)[(size)]; HIDO_ByteArraryStruct (name) = { (size), 0, __ ## name ## Buffer }


gDATA_32 ((uint32_t)0x12345678)




    HAL_SPI_H_  
    


    HAL_UART_H_  

__stdio_h 
__ARMCLIB_VERSION 5060037
"_ARMABI __declspec(__nothrow)
%__STDIO_DECLS '__CLIBNS
-__CLIBNS <NULL
=NULL 0
g_SYS_OPEN 16
¥
stdin (&__CLIBNS __stdin)
§
stdout (&__CLIBNS __stdout)
©
stderr (&__CLIBNS __stderr)
¬
_IOFBF 0x100
­
_IOLBF 0x200
®
_IONBF 0x400
±
BUFSIZ (512)
³
FOPEN_MAX _SYS_OPEN
¹
FILENAME_MAX 256
¾
L_tmpnam FILENAME_MAX
Ä
TMP_MAX 256
Ì
EOF (-1)
Ò
SEEK_SET 0
Ó
SEEK_CUR 1
Ô
SEEK_END 2
Ú
_IOBIN 0x04
Ü
__STDIN_BUFSIZ (64)
Ý
__STDOUT_BUFSIZ (64)
Þ
__STDERR_BUFSIZ (16)
¿getchar() getc(stdin)
àputchar(c) putc(c, stdout)
 
     

OUTPUT_BUF_SIZE 512
DBG_UART_RX_BUF_SIZE 256
DBG_UART_TX_BUF_SIZE (1024*2)
DBG_UART_TX_QUEUE_MEMBER_CNT 64

    FML_DBG_H_  
DBG_FLAG_OFF 0
DBG_FLAG_ON 1
DBG_TX_DMA 0

_INPUT_H_  
CMD_LENGTH 100
HISTORY_MAX_NUM 10
 
SPIFLASH_N25Q_SECTOR_COUNT 64
SPIFLASH_N25Q_SUBSECTOR_COUNT 1024
SPIFLASH_N25Q_PAGE_COUNT 16384
SPIFLASH_N25Q_2MB_CAPACITY_VALUE 0x15
SPIFLASH_N25Q_4MB_CAPACITY_VALUE 0x16
SPIFLASH_N25Q_8MB_CAPACITY_VALUE 0x17
SPIFLASH_N25Q_16MB_CAPACITY_VALUE 0x18
SPIFLASH_N25Q_4MB_SIZE 0x400000
SPIFLASH_N25Q_8MB_SIZE 0x800000
 SPIFLASH_N25Q_16MB_SIZE 0x1000000
"SPIFLASH_N25Q_SECTOR_SIZE 0x10000
#SPIFLASH_N25Q_HALF_SECTOR_SIZE 0x8000
$SPIFLASH_N25Q_SUBSECTOR_SIZE 0x1000
%SPIFLASH_N25Q_PAGE_SIZE 0x100
&SPIFLASH_N25Q_CHIP_LEFT_SIZE(id,addr) (l_astSPIFlashResourse[id].m_u32ChipSize - (addr & (l_astSPIFlashResourse[id].m_u32ChipSize - 1)))
'SPIFLASH_N25Q_PAGE_LEFT_SIZE(addr) (SPIFLASH_N25Q_PAGE_SIZE - (addr & (SPIFLASH_N25Q_PAGE_SIZE - 1)))
(SPIFLASH_N25Q_SUBSECTOR_LEFT_SIZE(addr) (SPIFLASH_N25Q_SUBSECTOR_SIZE - (addr & (SPIFLASH_N25Q_SUBSECTOR_SIZE - 1)))
)SPIFLASH_N25Q_SECTOR_LEFT_SIZE(addr) (SPIFLASH_N25Q_SECTOR_SIZE - (addr & (SPIFLASH_N25Q_SECTOR_SIZE - 1)))
+SPIFLASH_N25Q_SECTOR_ADDR(addr) ((addr) & (~(SPIFLASH_N25Q_SECTOR_SIZE - 1)))
,SPIFLASH_N25Q_SUBSECTOR_ADDR(addr) ((addr) & (~(SPIFLASH_N25Q_SUBSECTOR_SIZE - 1)))
.SPIFLASH_N25Q_CMD_READ_ID 0x9E
/SPIFLASH_N25Q_CMD_READ 0x03
0SPIFLASH_N25Q_CMD_FAST_READ 0x0B
1SPIFLASH_N25Q_CMD_DUAL_OUTPUT_FAST_READ 0x3B
3SPIFLASH_N25Q_CMD_WRITE_ENABLE 0x06
4SPIFLASH_N25Q_CMD_WRITE_DISABLE 0x04
5SPIFLASH_N25Q_CMD_READ_STATUS_REGISTER 0x05
6SPIFLASH_N25Q_CMD_SUBSECTOR_ERASE 0x20
7SPIFLASH_N25Q_CMD_HALF_SECTOR_ERASE 0x52
8SPIFLASH_N25Q_CMD_SECTOR_ERASE 0xD8
9SPIFLASH_N25Q_CMD_BULK_ERASE 0xC7
:SPIFLASH_N25Q_CMD_PAGE_PROGRAM 0x02
;SPIFLASH_N25Q_CMD_JEDEC_ID 0x9F
=SPIFLASH_N25Q_CMD_POWER_DOWN 0xB9
>SPIFLASH_N25Q_CMD_RELEASE_POWER_DOWN 0xAB
@SPIFLASH_N25Q_STATUS_REGISTER_IN_PROGRESS_BIT 0x01
ASPIFLASH_N25Q_STATUS_REGISTER_IN_PROGRESS_READY 0
BSPIFLASH_N25Q_STATUS_REGISTER_IN_PROGRESS_BUSY 1
DSPIFLASH_DUMMY_BYTE 0xFF

    FML_SPIFLASH_H_  

        
  
GPS_DBG(level,fmt,__VA_ARGS__...) HIDO_Debug(fmt, __VA_ARGS__)
GPS_UART_RX_BUF_SIZE 1024
GPS_UART_TX_BUF_SIZE (4)

_GPS_H_  
     
 
 
SOCKET_SEND_QUEUE_BUF_SIZE (512)
SOCKET_RECV_QUEUE_BUF_SIZE (512)
SOCKET_SEND_QUEUE_MEMBER_CNT 16
SOCKET_RECV_QUEUE_MEMBER_CNT 16

FML_SOCKET_H_ 
SOCKET_NUM 3
 
FUNC_CALL(fn,__VA_ARGS__...) if((fn) != HIDO_NULL) (fn)(__VA_ARGS__)

    _MODULE_H_  
MODULE_IMEI_SIZE 16
MODULE_IMSI_SIZE 16
MODULE_CCID_SIZE 21
     
 
     
 
     
 
"TTS_SPEED "-10000"
#TTS_VOLUME "-20000"
ÁUSE_115200 

    _AT_CONFIG_H_  
AT_CMD_RESULT_OK 0x0001
AT_CMD_RESULT_ERROR 0x0002
AT_CMD_RESULT_TIMEOUT 0x0004
AT_GENERAL_TIMEOUT_TIME 5000

    _MODULE_H_  
MODULE_IMEI_SIZE 16
MODULE_IMSI_SIZE 16
MODULE_CCID_SIZE 21
     

AIR780E_UART_TX_BUF_SIZE (100)
AIR780E_UART_RX_BUF_SIZE (1024)
AIR780E_UART_TX_QUEUE_MEMBER_CNT 8
AIR780E_AT_SEND_BUF_SIZE (128)
 AIR780E_AT_RECV_BUF_SIZE (128)

    HAL_UART_H_  

_GPIO_H_ 
 GPIO_SET(gpio) HAL_GPIO_WritePin((gpio)->m_pstGPIOx, (gpio)->m_u16GPIOPin, GPIO_PIN_SET)
GPIO_RESET(gpio) HAL_GPIO_WritePin((gpio)->m_pstGPIOx, (gpio)->m_u16GPIOPin, GPIO_PIN_RESET)
GPIO_TOGGLE(gpio) HAL_GPIO_TogglePin((gpio)->m_pstGPIOx, (gpio)->m_u16GPIOPin)
GPIO_IS_SET(gpio) (HAL_GPIO_ReadPin((gpio)->m_pstGPIOx, (gpio)->m_u16GPIOPin) == GPIO_PIN_SET ? HIDO_TRUE : HIDO_FALSE)

    _HIDO_ATLITE_H_ 
&AT_READ_CHAR_LF 0x0A
'AT_READ_CHAR_CR 0x0D
YHIDO_AT_LITE_MAX_CMD_COUNT 64
ZHIDO_AT_LITE_MATCH_FLAG_SET 0x01
[HIDO_AT_LITE_MATCH_FLAG_CLEAR 0x00
\HIDO_AT_LITE_MATCH_END_CHAR '\0'

_HIDO_FSM_H_  
HIDO_FSM_DECLARE(name) extern HIDO_FSMStruct g_stFSM ## name
HIDO_FSM_STATE_EXTERN(name) extern const HIDO_StateStruct g_stState ## name
HIDO_FSM_DECLARE_IMPLEMENT(name) HIDO_FSMStruct g_stFSM ## name = { HIDO_NULL };
HIDO_FSM_STATE_DECLARE(name) extern const HIDO_StateStruct g_stState ## name; HIDO_INT32 name ## Proc(HIDO_FSMStruct *_pstFSM, HIDO_UINT32 _u32Event, void *_pArg);
!HIDO_FSM_DETACHED_STATE(name) extern HIDO_StateStruct g_stState ## name; HIDO_INT32 name ## Proc(HIDO_FSMStruct *_pstFSM, HIDO_UINT32 _u32Event, void *_pArg);
&HIDO_FSM_STATE_FULL_DECLARE(parent,name) HIDO_FSM_STATE_DECLARE(name)
(HIDO_FSM_STATE_IMPLEMENT(name,parent,init) const HIDO_StateStruct g_stState ## name = { #name, parent, init, name ## Proc }; HIDO_INT32 name ## Proc(HIDO_FSMStruct *_pstFSM, HIDO_UINT32 _u32Event, void *_pArg)
-HIDO_FSM_DETACHED_STATE_IMPLEMENT(name,parent,init) HIDO_StateStruct g_stState ## name = { #name, parent, init, name ## Proc }; HIDO_INT32 name ## Proc(HIDO_FSMStruct *_pstFSM, HIDO_UINT32 _u32Event, void *_pArg)
1HIDO_FSM_DETACHED_STATE_SETTLE(name,parent,init) g_stState ## name.m_pstParent = (parent); g_stState ## name.m_pstInit = (init);
5HIDO_FSM(name) (&g_stFSM ## name)
6HIDO_FSM_STATE(name) (&g_stState ## name)
8HIDO_EVENT_ENTRY 0
9HIDO_EVENT_EXIT 1
:HIDO_EVENT_ENTRY_NAME "EVENT_ENTRY"
;HIDO_EVENT_EXIT_NAME "EVENT_EXIT"
=HIDO_EVENT_OK 0
>HIDO_EVENT_NO_PROC 1
?HIDO_STATE_MAX_DEPTH 10
pHIDO_FSM_DBG_FLAG_OFF 0
qHIDO_FSM_DBG_FLAG_ON 1

_VLQUEUE_H_ 

_BASEQUEUE_H_ 

    HIDO_TYPEDEF_H_ 
NULL 0
HIDO_NULL 0
HIDO_OK 0
HIDO_ERR -1
HIDO_OFFSET_OF(type,member) ((HIDO_UINT32) &((type *)0)->member)
HIDO_ARRARY_COUNT(arrary) (sizeof(arrary)/sizeof((arrary)[0]))
HIDO_ASSERT(bool) while(!(bool)){}
DHIDO_DEFINE_BYTE_ARRARY(name,size) HIDO_UINT8 (__ ## name ## Buffer)[(size)]; HIDO_ByteArraryStruct (name) = { (size), 0, __ ## name ## Buffer }

    FML_AIR780E_DRIVER_H_  

CONNECT_LEN_UNKONW 0xFFFFFFFF
/
TUSER_VECT_TAB_ADDRESS 
`VECT_TAB_BASE_ADDRESS FLASH_BASE
bVECT_TAB_OFFSET 0x00005000U
&
ž

°
USART_CR1_FIELDS ((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8))
³
USART_CR3_FIELDS ((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT))
¶
LPUART_BRR_MIN 0x00000300U
·
LPUART_BRR_MAX 0x000FFFFFU
¹
UART_BRR_MIN 0x10U
º
UART_BRR_MAX 0x0000FFFFU
#
µ

Ð

á
SPI_DEFAULT_TIMEOUT 100U
â
SPI_BSY_FLAG_WORKAROUND_TIMEOUT 1000U
¹



±
TIMEOUT 1000UL

 __CORE_CM0PLUS_H_GENERIC "?
B__CM0PLUS_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN)
C__CM0PLUS_CMSIS_VERSION_SUB (__CM_CMSIS_VERSION_SUB)
D__CM0PLUS_CMSIS_VERSION ((__CM0PLUS_CMSIS_VERSION_MAIN << 16U) | __CM0PLUS_CMSIS_VERSION_SUB )
G__CORTEX_M (0U)
L__FPU_USED 0Us
__CORE_CM0PLUS_H_DEPENDANT 
¬
__I volatile const
®
__O volatile
¯
__IO volatile
²
__IM volatile const
³
__OM volatile
´
__IOM volatile
à
APSR_N_Pos 31U
á
APSR_N_Msk (1UL << APSR_N_Pos)
ã
APSR_Z_Pos 30U
ä
APSR_Z_Msk (1UL << APSR_Z_Pos)
æ
APSR_C_Pos 29U
ç
APSR_C_Msk (1UL << APSR_C_Pos)
é
APSR_V_Pos 28U
ê
APSR_V_Msk (1UL << APSR_V_Pos)
û
IPSR_ISR_Pos 0U
ü
IPSR_ISR_Msk (0x1FFUL )
“xPSR_N_Pos 31U
”xPSR_N_Msk (1UL << xPSR_N_Pos)
–xPSR_Z_Pos 30U
—xPSR_Z_Msk (1UL << xPSR_Z_Pos)
™xPSR_C_Pos 29U
šxPSR_C_Msk (1UL << xPSR_C_Pos)
œxPSR_V_Pos 28U
xPSR_V_Msk (1UL << xPSR_V_Pos)
ŸxPSR_T_Pos 24U
 xPSR_T_Msk (1UL << xPSR_T_Pos)
¢xPSR_ISR_Pos 0U
£xPSR_ISR_Msk (0x1FFUL )
µCONTROL_SPSEL_Pos 1U
¶CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos)
¸CONTROL_nPRIV_Pos 0U
¹CONTROL_nPRIV_Msk (1UL )
õSCB_CPUID_IMPLEMENTER_Pos 24U
öSCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)
øSCB_CPUID_VARIANT_Pos 20U
ùSCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos)
ûSCB_CPUID_ARCHITECTURE_Pos 16U
üSCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)
þSCB_CPUID_PARTNO_Pos 4U
ÿSCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos)
SCB_CPUID_REVISION_Pos 0U
‚SCB_CPUID_REVISION_Msk (0xFUL )
…SCB_ICSR_NMIPENDSET_Pos 31U
†SCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos)
ˆSCB_ICSR_PENDSVSET_Pos 28U
‰SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos)
‹SCB_ICSR_PENDSVCLR_Pos 27U
ŒSCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos)
ŽSCB_ICSR_PENDSTSET_Pos 26U
SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos)
‘SCB_ICSR_PENDSTCLR_Pos 25U
’SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos)
”SCB_ICSR_ISRPREEMPT_Pos 23U
•SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos)
—SCB_ICSR_ISRPENDING_Pos 22U
˜SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos)
šSCB_ICSR_VECTPENDING_Pos 12U
›SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)
SCB_ICSR_VECTACTIVE_Pos 0U
žSCB_ICSR_VECTACTIVE_Msk (0x1FFUL )
¢SCB_VTOR_TBLOFF_Pos 8U
£SCB_VTOR_TBLOFF_Msk (0xFFFFFFUL << SCB_VTOR_TBLOFF_Pos)
§SCB_AIRCR_VECTKEY_Pos 16U
¨SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)
ªSCB_AIRCR_VECTKEYSTAT_Pos 16U
«SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)
­SCB_AIRCR_ENDIANESS_Pos 15U
®SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos)
°SCB_AIRCR_SYSRESETREQ_Pos 2U
±SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos)
³SCB_AIRCR_VECTCLRACTIVE_Pos 1U
´SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)
·SCB_SCR_SEVONPEND_Pos 4U
¸SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos)
ºSCB_SCR_SLEEPDEEP_Pos 2U
»SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos)
½SCB_SCR_SLEEPONEXIT_Pos 1U
¾SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos)
ÁSCB_CCR_STKALIGN_Pos 9U
ÂSCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos)
ÄSCB_CCR_UNALIGN_TRP_Pos 3U
ÅSCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos)
ÈSCB_SHCSR_SVCALLPENDED_Pos 15U
ÉSCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos)
áSysTick_CTRL_COUNTFLAG_Pos 16U
âSysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos)
äSysTick_CTRL_CLKSOURCE_Pos 2U
åSysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos)
çSysTick_CTRL_TICKINT_Pos 1U
èSysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos)
êSysTick_CTRL_ENABLE_Pos 0U
ëSysTick_CTRL_ENABLE_Msk (1UL )
îSysTick_LOAD_RELOAD_Pos 0U
ïSysTick_LOAD_RELOAD_Msk (0xFFFFFFUL )
òSysTick_VAL_CURRENT_Pos 0U
óSysTick_VAL_CURRENT_Msk (0xFFFFFFUL )
öSysTick_CALIB_NOREF_Pos 31U
÷SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos)
ùSysTick_CALIB_SKEW_Pos 30U
úSysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos)
üSysTick_CALIB_TENMS_Pos 0U
ýSysTick_CALIB_TENMS_Msk (0xFFFFFFUL )
•MPU_TYPE_RALIASES 1U
˜MPU_TYPE_IREGION_Pos 16U
™MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos)
›MPU_TYPE_DREGION_Pos 8U
œMPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos)
žMPU_TYPE_SEPARATE_Pos 0U
ŸMPU_TYPE_SEPARATE_Msk (1UL )
¢MPU_CTRL_PRIVDEFENA_Pos 2U
£MPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos)
¥MPU_CTRL_HFNMIENA_Pos 1U
¦MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos)
¨MPU_CTRL_ENABLE_Pos 0U
©MPU_CTRL_ENABLE_Msk (1UL )
¬MPU_RNR_REGION_Pos 0U
­MPU_RNR_REGION_Msk (0xFFUL )
°MPU_RBAR_ADDR_Pos 8U
±MPU_RBAR_ADDR_Msk (0xFFFFFFUL << MPU_RBAR_ADDR_Pos)
³MPU_RBAR_VALID_Pos 4U
´MPU_RBAR_VALID_Msk (1UL << MPU_RBAR_VALID_Pos)
¶MPU_RBAR_REGION_Pos 0U
·MPU_RBAR_REGION_Msk (0xFUL )
ºMPU_RASR_ATTRS_Pos 16U
»MPU_RASR_ATTRS_Msk (0xFFFFUL << MPU_RASR_ATTRS_Pos)
½MPU_RASR_XN_Pos 28U
¾MPU_RASR_XN_Msk (1UL << MPU_RASR_XN_Pos)
ÀMPU_RASR_AP_Pos 24U
ÁMPU_RASR_AP_Msk (0x7UL << MPU_RASR_AP_Pos)
ÃMPU_RASR_TEX_Pos 19U
ÄMPU_RASR_TEX_Msk (0x7UL << MPU_RASR_TEX_Pos)
ÆMPU_RASR_S_Pos 18U
ÇMPU_RASR_S_Msk (1UL << MPU_RASR_S_Pos)
ÉMPU_RASR_C_Pos 17U
ÊMPU_RASR_C_Msk (1UL << MPU_RASR_C_Pos)
ÌMPU_RASR_B_Pos 16U
ÍMPU_RASR_B_Msk (1UL << MPU_RASR_B_Pos)
ÏMPU_RASR_SRD_Pos 8U
ÐMPU_RASR_SRD_Msk (0xFFUL << MPU_RASR_SRD_Pos)
ÒMPU_RASR_SIZE_Pos 1U
ÓMPU_RASR_SIZE_Msk (0x1FUL << MPU_RASR_SIZE_Pos)
ÕMPU_RASR_ENABLE_Pos 0U
ÖMPU_RASR_ENABLE_Msk (1UL )
ó_VAL2FLD(field,value) (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
û_FLD2VAL(field,value) (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
ˆSCS_BASE (0xE000E000UL)
‰SysTick_BASE (SCS_BASE + 0x0010UL)
ŠNVIC_BASE (SCS_BASE + 0x0100UL)
‹SCB_BASE (SCS_BASE + 0x0D00UL)
SCB ((SCB_Type *) SCB_BASE )
ŽSysTick ((SysTick_Type *) SysTick_BASE )
NVIC ((NVIC_Type *) NVIC_BASE )
’MPU_BASE (SCS_BASE + 0x0D90UL)
“MPU ((MPU_Type *) MPU_BASE )
µNVIC_SetPriorityGrouping __NVIC_SetPriorityGrouping
¶NVIC_GetPriorityGrouping __NVIC_GetPriorityGrouping
·NVIC_EnableIRQ __NVIC_EnableIRQ
¸NVIC_GetEnableIRQ __NVIC_GetEnableIRQ
¹NVIC_DisableIRQ __NVIC_DisableIRQ
ºNVIC_GetPendingIRQ __NVIC_GetPendingIRQ
»NVIC_SetPendingIRQ __NVIC_SetPendingIRQ
¼NVIC_ClearPendingIRQ __NVIC_ClearPendingIRQ
¾NVIC_SetPriority __NVIC_SetPriority
¿NVIC_GetPriority __NVIC_GetPriority
ÀNVIC_SystemReset __NVIC_SystemReset
ÉNVIC_SetVector __NVIC_SetVector
ÊNVIC_GetVector __NVIC_GetVector
ÍNVIC_USER_IRQ_OFFSET 16
ÑEXC_RETURN_HANDLER (0xFFFFFFF1UL)
ÒEXC_RETURN_THREAD_MSP (0xFFFFFFF9UL)
ÓEXC_RETURN_THREAD_PSP (0xFFFFFFFDUL)
Ø_BIT_SHIFT(IRQn) ( ((((uint32_t)(int32_t)(IRQn)) ) & 0x03UL) * 8UL)
Ù_SHP_IDX(IRQn) ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >> 2UL) )
Ú_IP_IDX(IRQn) ( (((uint32_t)(int32_t)(IRQn)) >> 2UL) )
Ü__NVIC_SetPriorityGrouping(X) (void)(X)
Ý__NVIC_GetPriorityGrouping() (0U)ë
U
o
€
GPIO_NUMBER (16U)
1

__STM32L0xx_HAL_FLASH_H 
(FLASH_TIMEOUT_VALUE (50000U)
)FLASH_SIZE_DATA_REGISTER FLASHSIZE_BASE
2IS_FLASH_TYPEPROGRAM(_VALUE_) ((_VALUE_) == FLASH_TYPEPROGRAM_WORD)
4IS_FLASH_LATENCY(__LATENCY__) (((__LATENCY__) == FLASH_LATENCY_0) || ((__LATENCY__) == FLASH_LATENCY_1))
jHAL_FLASH_ERROR_NONE 0x00U
kHAL_FLASH_ERROR_PGA 0x01U
lHAL_FLASH_ERROR_WRP 0x02U
mHAL_FLASH_ERROR_OPTV 0x04U
nHAL_FLASH_ERROR_SIZE 0x08U
oHAL_FLASH_ERROR_RD 0x10U
pHAL_FLASH_ERROR_FWWERR 0x20U
qHAL_FLASH_ERROR_NOTZERO 0x40U
{FLASH_SIZE (uint32_t)((*((uint32_t *)FLASHSIZE_BASE)&0xFFFF) * 1024U)
|FLASH_PAGE_SIZE (128U)
~FLASH_END (FLASH_BASE + FLASH_SIZE - 1)

FLASH_BANK2_BASE (FLASH_BASE + (FLASH_SIZE >> 1))
‚
FLASH_BANK1_END (FLASH_BANK2_BASE - 1)
ƒ
FLASH_BANK2_END (FLASH_END)

FLASH_TYPEPROGRAM_WORD (0x02U)
–
FLASH_LATENCY_0 (0x00000000U)
—
FLASH_LATENCY_1 FLASH_ACR_LATENCY
¡
FLASH_IT_EOP FLASH_PECR_EOPIE
¢
FLASH_IT_ERR FLASH_PECR_ERRIE
«
FLASH_FLAG_BSY FLASH_SR_BSY
¬
FLASH_FLAG_EOP FLASH_SR_EOP
­
FLASH_FLAG_ENDHV FLASH_SR_HVOFF
®
FLASH_FLAG_READY FLASH_SR_READY
¯
FLASH_FLAG_WRPERR FLASH_SR_WRPERR
°
FLASH_FLAG_PGAERR FLASH_SR_PGAERR
±
FLASH_FLAG_SIZERR FLASH_SR_SIZERR
²
FLASH_FLAG_OPTVERR FLASH_SR_OPTVERR
³
FLASH_FLAG_RDERR FLASH_SR_RDERR
´
FLASH_FLAG_FWWERR FLASH_SR_FWWERR
µ
FLASH_FLAG_NOTZEROERR FLASH_SR_NOTZEROERR
¿
FLASH_PDKEY1 (0x04152637U)
À
FLASH_PDKEY2 (0xFAFBFCFDU)
Ã
FLASH_PEKEY1 (0x89ABCDEFU)
Ä
FLASH_PEKEY2 (0x02030405U)
È
FLASH_PRGKEY1 (0x8C9DAEBFU)
É
FLASH_PRGKEY2 (0x13141516U)
Ì
FLASH_OPTKEY1 (0xFBEAD9C8U)
Í
FLASH_OPTKEY2 (0x24252627U)
ò
__HAL_FLASH_ENABLE_IT(__INTERRUPT__) SET_BIT((FLASH->PECR), (__INTERRUPT__))
ü
__HAL_FLASH_DISABLE_IT(__INTERRUPT__) CLEAR_BIT((FLASH->PECR), (uint32_t)(__INTERRUPT__))
__HAL_FLASH_GET_FLAG(__FLAG__) (((FLASH->SR) & (__FLAG__)) == (__FLAG__))
Ÿ__HAL_FLASH_CLEAR_FLAG(__FLAG__) ((FLASH->SR) = (__FLAG__))ª«

__CMSIS_ARMCC_H 
$__ARM_ARCH_6M__ 1
5__ASM __asm
8__INLINE __inline
;__STATIC_INLINE static __inline
>__STATIC_FORCEINLINE static __forceinline
A__NO_RETURN __declspec(noreturn)
D__USED __attribute__((used))
G__WEAK __attribute__((weak))
J__PACKED __attribute__((packed))
M__PACKED_STRUCT __packed struct
P__PACKED_UNION __packed union
S__UNALIGNED_UINT32(x) (*((__packed uint32_t *)(x)))
V__UNALIGNED_UINT16_WRITE(addr,val) ((*((__packed uint16_t *)(addr))) = (val))
Y__UNALIGNED_UINT16_READ(addr) (*((const __packed uint16_t *)(addr)))
\__UNALIGNED_UINT32_WRITE(addr,val) ((*((__packed uint32_t *)(addr))) = (val))
___UNALIGNED_UINT32_READ(addr) (*((const __packed uint32_t *)(addr)))
b__ALIGNED(x) __attribute__((aligned(x)))
e__RESTRICT __restrict
ƒ__NOP __nop
Š__WFI __wfi
’__WFE __wfe
™__SEV __sev
¢__ISB() do { __schedule_barrier(); __isb(0xF); __schedule_barrier(); } while (0U)
­__DSB() do { __schedule_barrier(); __dsb(0xF); __schedule_barrier(); } while (0U)
¸__DMB() do { __schedule_barrier(); __dmb(0xF); __schedule_barrier(); } while (0U)
Å__REV __rev
í__ROR __ror
÷__BKPT(value) __breakpoint(value)
œ__CLZ __clz

>
RMCO1_CLK_ENABLE() __HAL_RCC_GPIOA_CLK_ENABLE()
SMCO1_GPIO_PORT GPIOA
TMCO1_PIN GPIO_PIN_8
VMCO2_CLK_ENABLE() __HAL_RCC_GPIOA_CLK_ENABLE()
WMCO2_GPIO_PORT GPIOA
XMCO2_PIN GPIO_PIN_9
[MCO3_CLK_ENABLE() __HAL_RCC_GPIOB_CLK_ENABLE()
\MCO3_GPIO_PORT GPIOB
]MCO3_PIN GPIO_PIN_13
$
<__STM32L0xx_HAL_VERSION_MAIN (0x01U)
=__STM32L0xx_HAL_VERSION_SUB1 (0x0AU)
>__STM32L0xx_HAL_VERSION_SUB2 (0x06U)
?__STM32L0xx_HAL_VERSION_RC (0x00U)
@__STM32L0xx_HAL_VERSION ((__STM32L0xx_HAL_VERSION_MAIN << 24U) |(__STM32L0xx_HAL_VERSION_SUB1 << 16U) |(__STM32L0xx_HAL_VERSION_SUB2 << 8U ) |(__STM32L0xx_HAL_VERSION_RC))
EIDCODE_DEVID_MASK (0x00000FFFU)

__STM32L0xx_HAL_H 
?SYSCFG_BOOT_MAINFLASH (0x00000000U)
@SYSCFG_BOOT_SYSTEMFLASH SYSCFG_CFGR1_BOOT_MODE_0
ASYSCFG_BOOT_SRAM SYSCFG_CFGR1_BOOT_MODE
JDBGMCU_SLEEP DBGMCU_CR_DBG_SLEEP
KDBGMCU_STOP DBGMCU_CR_DBG_STOP
LDBGMCU_STANDBY DBGMCU_CR_DBG_STANDBY
MIS_DBGMCU_PERIPH(__PERIPH__) ((((__PERIPH__) & (~(DBGMCU_CR_DBG))) == 0x00U) && ((__PERIPH__) != 0x00U))
kSYSCFG_VREFINT_OUT_NONE (0x00000000U)
lSYSCFG_VREFINT_OUT_PB0 SYSCFG_CFGR3_VREF_OUT_0
mSYSCFG_VREFINT_OUT_PB1 SYSCFG_CFGR3_VREF_OUT_1
nSYSCFG_VREFINT_OUT_PB0_PB1 SYSCFG_CFGR3_VREF_OUT
pIS_SYSCFG_VREFINT_OUT_SELECT(OUTPUT) (((OUTPUT) == SYSCFG_VREFINT_OUT_NONE) || ((OUTPUT) == SYSCFG_VREFINT_OUT_PB0) || ((OUTPUT) == SYSCFG_VREFINT_OUT_PB1) || ((OUTPUT) == SYSCFG_VREFINT_OUT_PB0_PB1))
{SYSCFG_FLAG_VREFINT_READY SYSCFG_CFGR3_VREFINT_RDYF
}IS_SYSCFG_FLAG(FLAG) ((FLAG) == SYSCFG_FLAG_VREFINT_READY))
‰
SYSCFG_FASTMODEPLUS_PB6 SYSCFG_CFGR2_I2C_PB6_FMP
Œ
SYSCFG_FASTMODEPLUS_PB7 SYSCFG_CFGR2_I2C_PB7_FMP

SYSCFG_FASTMODEPLUS_PB8 SYSCFG_CFGR2_I2C_PB8_FMP
’
SYSCFG_FASTMODEPLUS_PB9 SYSCFG_CFGR2_I2C_PB9_FMP
•
IS_SYSCFG_FASTMODEPLUS(PIN) ((((PIN) & (SYSCFG_FASTMODEPLUS_PB6)) == SYSCFG_FASTMODEPLUS_PB6) || (((PIN) & (SYSCFG_FASTMODEPLUS_PB7)) == SYSCFG_FASTMODEPLUS_PB7) || (((PIN) & (SYSCFG_FASTMODEPLUS_PB8)) == SYSCFG_FASTMODEPLUS_PB8) || (((PIN) & (SYSCFG_FASTMODEPLUS_PB9)) == SYSCFG_FASTMODEPLUS_PB9) )
«
__HAL_DBGMCU_FREEZE_TIM2() SET_BIT(DBGMCU->APB1FZ,DBGMCU_APB1_FZ_DBG_TIM2_STOP)
¬
__HAL_DBGMCU_UNFREEZE_TIM2() CLEAR_BIT(DBGMCU->APB1FZ,DBGMCU_APB1_FZ_DBG_TIM2_STOP)
³
__HAL_DBGMCU_FREEZE_TIM3() SET_BIT(DBGMCU->APB1FZ,DBGMCU_APB1_FZ_DBG_TIM3_STOP)
´
__HAL_DBGMCU_UNFREEZE_TIM3() CLEAR_BIT(DBGMCU->APB1FZ,DBGMCU_APB1_FZ_DBG_TIM3_STOP)
»
__HAL_DBGMCU_FREEZE_TIM6() SET_BIT(DBGMCU->APB1FZ, DBGMCU_APB1_FZ_DBG_TIM6_STOP)
¼
__HAL_DBGMCU_UNFREEZE_TIM6() CLEAR_BIT(DBGMCU->APB1FZ, DBGMCU_APB1_FZ_DBG_TIM6_STOP)
Ã
__HAL_DBGMCU_FREEZE_TIM7() SET_BIT(DBGMCU->APB1FZ, DBGMCU_APB1_FZ_DBG_TIM7_STOP)
Ä
__HAL_DBGMCU_UNFREEZE_TIM7() CLEAR_BIT(DBGMCU->APB1FZ, DBGMCU_APB1_FZ_DBG_TIM7_STOP)
Ë
__HAL_DBGMCU_FREEZE_RTC() SET_BIT(DBGMCU->APB1FZ, DBGMCU_APB1_FZ_DBG_RTC_STOP)
Ì
__HAL_DBGMCU_UNFREEZE_RTC() CLEAR_BIT(DBGMCU->APB1FZ, DBGMCU_APB1_FZ_DBG_RTC_STOP)
Ó
__HAL_DBGMCU_FREEZE_WWDG() SET_BIT(DBGMCU->APB1FZ, DBGMCU_APB1_FZ_DBG_WWDG_STOP)
Ô
__HAL_DBGMCU_UNFREEZE_WWDG() CLEAR_BIT(DBGMCU->APB1FZ, DBGMCU_APB1_FZ_DBG_WWDG_STOP)
Û
__HAL_DBGMCU_FREEZE_IWDG() SET_BIT(DBGMCU->APB1FZ, DBGMCU_APB1_FZ_DBG_IWDG_STOP)
Ü
__HAL_DBGMCU_UNFREEZE_IWDG() CLEAR_BIT(DBGMCU->APB1FZ, DBGMCU_APB1_FZ_DBG_IWDG_STOP)
ã
__HAL_DBGMCU_FREEZE_I2C1_TIMEOUT() SET_BIT(DBGMCU->APB1FZ, DBGMCU_APB1_FZ_DBG_I2C1_STOP)
ä
__HAL_DBGMCU_UNFREEZE_I2C1_TIMEOUT_DBGMCU() CLEAR_BIT(DBGMCU->APB1FZ, DBGMCU_APB1_FZ_DBG_I2C1_STOP)
ë
__HAL_DBGMCU_FREEZE_I2C2_TIMEOUT_DBGMCU() SET_BIT(DBGMCU->APB1FZ, DBGMCU_APB1_FZ_DBG_I2C2_STOP)
ì
__HAL_DBGMCU_UNFREEZE_I2C2_TIMEOUT_DBGMCU() CLEAR_BIT(DBGMCU->APB1FZ, DBGMCU_APB1_FZ_DBG_I2C2_STOP)
ó
__HAL_DBGMCU_FREEZE_I2C3_TIMEOUT() SET_BIT(DBGMCU->APB1FZ, DBGMCU_APB1_FZ_DBG_I2C3_STOP)
ô
__HAL_DBGMCU_UNFREEZE_I2C3_TIMEOUT() CLEAR_BIT(DBGMCU->APB1FZ, DBGMCU_APB1_FZ_DBG_I2C3_STOP)
û
__HAL_DBGMCU_FREEZE_LPTIMER() SET_BIT(DBGMCU->APB1FZ ,DBGMCU_APB1_FZ_DBG_LPTIMER_STOP)
ü
__HAL_DBGMCU_UNFREEZE_LPTIMER() CLEAR_BIT(DBGMCU->APB1FZ ,DBGMCU_APB1_FZ_DBG_LPTIMER_STOP)
ƒ__HAL_DBGMCU_FREEZE_TIM22() SET_BIT(DBGMCU->APB2FZ, DBGMCU_APB2_FZ_DBG_TIM22_STOP)
„__HAL_DBGMCU_UNFREEZE_TIM22() CLEAR_BIT(DBGMCU->APB2FZ, DBGMCU_APB2_FZ_DBG_TIM22_STOP)
‹__HAL_DBGMCU_FREEZE_TIM21() SET_BIT(DBGMCU->APB2FZ, DBGMCU_APB2_FZ_DBG_TIM21_STOP)
Œ__HAL_DBGMCU_UNFREEZE_TIM21() CLEAR_BIT(DBGMCU->APB2FZ, DBGMCU_APB2_FZ_DBG_TIM21_STOP)
‘__HAL_SYSCFG_REMAPMEMORY_FLASH() CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_MEM_MODE)
•__HAL_SYSCFG_REMAPMEMORY_SYSTEMFLASH() MODIFY_REG(SYSCFG->CFGR1, SYSCFG_CFGR1_MEM_MODE, SYSCFG_CFGR1_MEM_MODE_0)
š__HAL_SYSCFG_REMAPMEMORY_SRAM() MODIFY_REG(SYSCFG->CFGR1, SYSCFG_CFGR1_MEM_MODE, SYSCFG_CFGR1_MEM_MODE_0 | SYSCFG_CFGR1_MEM_MODE_1)
£__HAL_SYSCFG_DBG_LP_CONFIG(__DBGLPMODE__) do {assert_param(IS_DBGMCU_PERIPH(__DBGLPMODE__)); MODIFY_REG(DBGMCU->CR, DBGMCU_CR_DBG, (__DBGLPMODE__)); } while (0)
Ë__HAL_SYSCFG_GET_BOOT_MODE() READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_BOOT_MODE)
Ó__HAL_SYSCFG_GET_FLAG(__FLAG__) (((SYSCFG->CFGR3) & (__FLAG__)) == (__FLAG__))
Ü__HAL_SYSCFG_FASTMODEPLUS_ENABLE(__FASTMODEPLUS__) do {assert_param(IS_SYSCFG_FASTMODEPLUS((__FASTMODEPLUS__))); SET_BIT(SYSCFG->CFGR2, (__FASTMODEPLUS__)); }while(0)
æ__HAL_SYSCFG_FASTMODEPLUS_DISABLE(__FASTMODEPLUS__) do {assert_param(IS_SYSCFG_FASTMODEPLUS((__FASTMODEPLUS__))); CLEAR_BIT(SYSCFG->CFGR2, (__FASTMODEPLUS__)); }while(0)
òIS_TICKFREQ(FREQ) (((FREQ) == HAL_TICK_FREQ_10HZ) || ((FREQ) == HAL_TICK_FREQ_100HZ) || ((FREQ) == HAL_TICK_FREQ_1KHZ))
§
¾ADC_STAB_DELAY_US (1U)
ÃADC_TEMPSENSOR_DELAY_US (10U)


__MAIN_H 
'LPTIMER_1S_COUNT 32767
ERADIO_NSS_Pin GPIO_PIN_2
FRADIO_NSS_GPIO_Port GPIOC
GRADIO_nRESET_Pin GPIO_PIN_3
HRADIO_nRESET_GPIO_Port GPIOC
ISCL_Pin GPIO_PIN_13
JSCL_GPIO_Port GPIOB
KSDA_Pin GPIO_PIN_14
LSDA_GPIO_Port GPIOB
MRADIO_DIO1_Pin GPIO_PIN_10
NRADIO_DIO1_GPIO_Port GPIOC
ORADIO_DIO1_EXTI_IRQn EXTI4_15_IRQn
PRADIO_BUSY_Pin GPIO_PIN_11
QRADIO_BUSY_GPIO_Port GPIOC
RINPUT_5V_Pin GPIO_PIN_9
SINPUT_5V_GPIO_Port GPIOB
     
!"# $%&'()*+,-
€BAT_TIME 100

_DECA_DEVICE_API_H_ 
DWT_SUCCESS (0)
DWT_ERROR (-1)
DWT_TIME_UNITS (1.0/499.2e6/128.0)
DWT_DEVICE_ID (0xDECA0130)
DWT_BR_110K 0
 DWT_BR_850K 1
!DWT_BR_6M8 2
%DWT_PRF_16M 1
&DWT_PRF_64M 2
)DWT_PAC8 0
*DWT_PAC16 1
+DWT_PAC32 2
,DWT_PAC64 3
1DWT_PLEN_4096 0x0C
2DWT_PLEN_2048 0x28
3DWT_PLEN_1536 0x18
4DWT_PLEN_1024 0x08
5DWT_PLEN_512 0x34
6DWT_PLEN_256 0x24
7DWT_PLEN_128 0x14
8DWT_PLEN_64 0x04
;DWT_SIG_RX_NOERR 0
<DWT_SIG_TX_DONE 1
=DWT_SIG_RX_OKAY 2
>DWT_SIG_RX_ERROR 3
?DWT_SIG_RX_TIMEOUT 4
@DWT_SIG_TX_AA_DONE 6
BDWT_SIG_RX_PHR_ERROR 8
CDWT_SIG_RX_SYNCLOSS 9
DDWT_SIG_RX_SFDTIMEOUT 10
EDWT_SIG_RX_PTOTIMEOUT 11
FDWT_SIG_TX_PENDING 12
GDWT_SIG_TX_ERROR 13
HDWT_SIG_RX_PENDING 14
JDWT_SFDTOC_DEF 0x1041
LDWT_PHRMODE_STD 0x0
MDWT_PHRMODE_EXT 0x3
PDWT_START_TX_IMMEDIATE 0
QDWT_START_TX_DELAYED 1
RDWT_RESPONSE_EXPECTED 2
VDWT_FF_NOTYPE_EN 0x000
WDWT_FF_COORD_EN 0x002
XDWT_FF_BEACON_EN 0x004
YDWT_FF_DATA_EN 0x008
ZDWT_FF_ACK_EN 0x010
[DWT_FF_MAC_EN 0x020
\DWT_FF_RSVD_EN 0x040
_DWT_INT_TFRS 0x00000080
`DWT_INT_LDED 0x00000400
aDWT_INT_RFCG 0x00004000
bDWT_INT_RPHE 0x00001000
cDWT_INT_RFCE 0x00008000
dDWT_INT_RFSL 0x00010000
eDWT_INT_RFTO 0x00020000
fDWT_INT_RXOVRR 0x00100000
gDWT_INT_RXPTO 0x00200000
hDWT_INT_SFDT 0x04000000
iDWT_INT_ARFE 0x20000000
mDWT_PRESRV_SLEEP 0x0100
nDWT_LOADOPSET 0x0080
oDWT_CONFIG 0x0040
pDWT_TANDV 0x0001
rDWT_XTAL_EN 0x10
sDWT_WAKE_SLPCNT 0x8
tDWT_WAKE_CS 0x4
uDWT_WAKE_WK 0x2
vDWT_SLP_EN 0x1
yDWT_LOADUCODE 0x1
zDWT_LOADNONE 0x0
}DWT_OPSET_64LEN 0x0
~DWT_OPSET_TIGHT 0x1
DWT_OPSET_DEFLT 0x2
¡DWT_RX_NORMAL (0x0)
¢DWT_RX_SNIFF (0x1)
dwt_write32bitreg(x,y) dwt_write32bitoffsetreg(x,0,y)
‘dwt_read32bitreg(x) dwt_read32bitoffsetreg(x,0)

    HAL_SPI_H_  

__stdarg_h 
 __ARMCLIB_VERSION 5060037
__STDARG_DECLS __CLIBNS
__CLIBNS 
Cva_start(ap,parmN) __va_start(ap, parmN)
Qva_arg(ap,type) __va_arg(ap, type)
e__va_copy(dest,src) ((void)((dest) = (src)))
kva_copy(dest,src) ((void)((dest) = (src)))
uva_end(ap) __va_end(ap)

_GPS_H_  

_GPIO_H_ 
 GPIO_SET(gpio) HAL_GPIO_WritePin((gpio)->m_pstGPIOx, (gpio)->m_u16GPIOPin, GPIO_PIN_SET)
GPIO_RESET(gpio) HAL_GPIO_WritePin((gpio)->m_pstGPIOx, (gpio)->m_u16GPIOPin, GPIO_PIN_RESET)
GPIO_TOGGLE(gpio) HAL_GPIO_TogglePin((gpio)->m_pstGPIOx, (gpio)->m_u16GPIOPin)
GPIO_IS_SET(gpio) (HAL_GPIO_ReadPin((gpio)->m_pstGPIOx, (gpio)->m_u16GPIOPin) == GPIO_PIN_SET ? HIDO_TRUE : HIDO_FALSE)

    _MODULE_H_  
MODULE_IMEI_SIZE 16
MODULE_IMSI_SIZE 16
MODULE_CCID_SIZE 21

_ARRARY_QUEUE_H_ 

    HAL_UART_H_  

_VLQUEUE_H_ 

_BASEQUEUE_H_ 

    HIDO_TYPEDEF_H_ 
HIDO_NULL 0
HIDO_OK 0
HIDO_ERR -1
HIDO_OFFSET_OF(type,member) ((HIDO_UINT32) &((type *)0)->member)
HIDO_ARRARY_COUNT(arrary) (sizeof(arrary)/sizeof((arrary)[0]))
HIDO_ASSERT(bool) while(!(bool)){}
DHIDO_DEFINE_BYTE_ARRARY(name,size) HIDO_UINT8 (__ ## name ## Buffer)[(size)]; HIDO_ByteArraryStruct (name) = { (size), 0, __ ## name ## Buffer }

STM32L0xx_HAL_UART_H 
ÂHAL_UART_STATE_RESET 0x00000000U
ÄHAL_UART_STATE_READY 0x00000020U
ÆHAL_UART_STATE_BUSY 0x00000024U
ÈHAL_UART_STATE_BUSY_TX 0x00000021U
ÊHAL_UART_STATE_BUSY_RX 0x00000022U
ÌHAL_UART_STATE_BUSY_TX_RX 0x00000023U
ÏHAL_UART_STATE_TIMEOUT 0x000000A0U
ÑHAL_UART_STATE_ERROR 0x000000E0U
ÚHAL_UART_ERROR_NONE (0x00000000U)
ÛHAL_UART_ERROR_PE (0x00000001U)
ÜHAL_UART_ERROR_NE (0x00000002U)
ÝHAL_UART_ERROR_FE (0x00000004U)
ÞHAL_UART_ERROR_ORE (0x00000008U)
ßHAL_UART_ERROR_DMA (0x00000010U)
àHAL_UART_ERROR_RTO (0x00000020U)
ìUART_STOPBITS_0_5 USART_CR2_STOP_0
íUART_STOPBITS_1 0x00000000U
îUART_STOPBITS_1_5 (USART_CR2_STOP_0 | USART_CR2_STOP_1)
ïUART_STOPBITS_2 USART_CR2_STOP_1
÷UART_PARITY_NONE 0x00000000U
øUART_PARITY_EVEN USART_CR1_PCE
ùUART_PARITY_ODD (USART_CR1_PCE | USART_CR1_PS)
UART_HWCONTROL_NONE 0x00000000U
‚UART_HWCONTROL_RTS USART_CR3_RTSE
ƒUART_HWCONTROL_CTS USART_CR3_CTSE
„UART_HWCONTROL_RTS_CTS (USART_CR3_RTSE | USART_CR3_CTSE)
ŒUART_MODE_RX USART_CR1_RE
UART_MODE_TX USART_CR1_TE
ŽUART_MODE_TX_RX (USART_CR1_TE |USART_CR1_RE)
–UART_STATE_DISABLE 0x00000000U
—UART_STATE_ENABLE USART_CR1_UE
ŸUART_OVERSAMPLING_16 0x00000000U
 UART_OVERSAMPLING_8 USART_CR1_OVER8
¨UART_ONE_BIT_SAMPLE_DISABLE 0x00000000U
©UART_ONE_BIT_SAMPLE_ENABLE USART_CR3_ONEBIT
±UART_ADVFEATURE_AUTOBAUDRATE_ONSTARTBIT 0x00000000U
³UART_ADVFEATURE_AUTOBAUDRATE_ONFALLINGEDGE USART_CR2_ABRMODE_0
µUART_ADVFEATURE_AUTOBAUDRATE_ON0X7FFRAME USART_CR2_ABRMODE_1
·UART_ADVFEATURE_AUTOBAUDRATE_ON0X55FRAME USART_CR2_ABRMODE
ÀUART_RECEIVER_TIMEOUT_DISABLE 0x00000000U
ÁUART_RECEIVER_TIMEOUT_ENABLE USART_CR2_RTOEN
ÉUART_LIN_DISABLE 0x00000000U
ÊUART_LIN_ENABLE USART_CR2_LINEN
ÒUART_LINBREAKDETECTLENGTH_10B 0x00000000U
ÓUART_LINBREAKDETECTLENGTH_11B USART_CR2_LBDL
ÛUART_DMA_TX_DISABLE 0x00000000U
ÜUART_DMA_TX_ENABLE USART_CR3_DMAT
äUART_DMA_RX_DISABLE 0x00000000U
åUART_DMA_RX_ENABLE USART_CR3_DMAR
íUART_HALF_DUPLEX_DISABLE 0x00000000U
îUART_HALF_DUPLEX_ENABLE USART_CR3_HDSEL
öUART_WAKEUPMETHOD_IDLELINE 0x00000000U
÷UART_WAKEUPMETHOD_ADDRESSMARK USART_CR1_WAKE
ÿUART_AUTOBAUD_REQUEST USART_RQR_ABRRQ
€UART_SENDBREAK_REQUEST USART_RQR_SBKRQ
UART_MUTE_MODE_REQUEST USART_RQR_MMRQ
‚UART_RXDATA_FLUSH_REQUEST USART_RQR_RXFRQ
ƒUART_TXDATA_FLUSH_REQUEST USART_RQR_TXFRQ
‹UART_ADVFEATURE_NO_INIT 0x00000000U
ŒUART_ADVFEATURE_TXINVERT_INIT 0x00000001U
UART_ADVFEATURE_RXINVERT_INIT 0x00000002U
ŽUART_ADVFEATURE_DATAINVERT_INIT 0x00000004U
UART_ADVFEATURE_SWAP_INIT 0x00000008U
UART_ADVFEATURE_RXOVERRUNDISABLE_INIT 0x00000010U
‘UART_ADVFEATURE_DMADISABLEONERROR_INIT 0x00000020U
’UART_ADVFEATURE_AUTOBAUDRATE_INIT 0x00000040U
“UART_ADVFEATURE_MSBFIRST_INIT 0x00000080U
›UART_ADVFEATURE_TXINV_DISABLE 0x00000000U
œUART_ADVFEATURE_TXINV_ENABLE USART_CR2_TXINV
¤UART_ADVFEATURE_RXINV_DISABLE 0x00000000U
¥UART_ADVFEATURE_RXINV_ENABLE USART_CR2_RXINV
­UART_ADVFEATURE_DATAINV_DISABLE 0x00000000U
®UART_ADVFEATURE_DATAINV_ENABLE USART_CR2_DATAINV
¶UART_ADVFEATURE_SWAP_DISABLE 0x00000000U
·UART_ADVFEATURE_SWAP_ENABLE USART_CR2_SWAP
¿UART_ADVFEATURE_OVERRUN_ENABLE 0x00000000U
ÀUART_ADVFEATURE_OVERRUN_DISABLE USART_CR3_OVRDIS
ÈUART_ADVFEATURE_AUTOBAUDRATE_DISABLE 0x00000000U
ÉUART_ADVFEATURE_AUTOBAUDRATE_ENABLE USART_CR2_ABREN
ÑUART_ADVFEATURE_DMA_ENABLEONRXERROR 0x00000000U
ÒUART_ADVFEATURE_DMA_DISABLEONRXERROR USART_CR3_DDRE
ÚUART_ADVFEATURE_MSBFIRST_DISABLE 0x00000000U
ÜUART_ADVFEATURE_MSBFIRST_ENABLE USART_CR2_MSBFIRST
åUART_ADVFEATURE_STOPMODE_DISABLE 0x00000000U
æUART_ADVFEATURE_STOPMODE_ENABLE USART_CR1_UESM
îUART_ADVFEATURE_MUTEMODE_DISABLE 0x00000000U
ïUART_ADVFEATURE_MUTEMODE_ENABLE USART_CR1_MME
÷UART_CR2_ADDRESS_LSB_POS 24U
ÿUART_WAKEUP_ON_ADDRESS 0x00000000U
€UART_WAKEUP_ON_STARTBIT USART_CR3_WUS_1
UART_WAKEUP_ON_READDATA_NONEMPTY USART_CR3_WUS
ŠUART_DE_POLARITY_HIGH 0x00000000U
‹UART_DE_POLARITY_LOW USART_CR3_DEP
“UART_CR1_DEAT_ADDRESS_LSB_POS 21U
œUART_CR1_DEDT_ADDRESS_LSB_POS 16U
¥UART_IT_MASK 0x001FU
­HAL_UART_TIMEOUT_VALUE 0x1FFFFFFU
·UART_FLAG_REACK USART_ISR_REACK
¸UART_FLAG_TEACK USART_ISR_TEACK
¹UART_FLAG_WUF USART_ISR_WUF
ºUART_FLAG_RWU USART_ISR_RWU
»UART_FLAG_SBKF USART_ISR_SBKF
¼UART_FLAG_CMF USART_ISR_CMF
½UART_FLAG_BUSY USART_ISR_BUSY
¾UART_FLAG_ABRF USART_ISR_ABRF
¿UART_FLAG_ABRE USART_ISR_ABRE
ÀUART_FLAG_RTOF USART_ISR_RTOF
ÁUART_FLAG_CTS USART_ISR_CTS
ÂUART_FLAG_CTSIF USART_ISR_CTSIF
ÃUART_FLAG_LBDF USART_ISR_LBDF
ÄUART_FLAG_TXE USART_ISR_TXE
ÅUART_FLAG_TC USART_ISR_TC
ÆUART_FLAG_RXNE USART_ISR_RXNE
ÇUART_FLAG_IDLE USART_ISR_IDLE
ÈUART_FLAG_ORE USART_ISR_ORE
ÉUART_FLAG_NE USART_ISR_NE
ÊUART_FLAG_FE USART_ISR_FE
ËUART_FLAG_PE USART_ISR_PE
âUART_IT_PE 0x0028U
ãUART_IT_TXE 0x0727U
äUART_IT_TC 0x0626U
åUART_IT_RXNE 0x0525U
æUART_IT_IDLE 0x0424U
çUART_IT_LBD 0x0846U
èUART_IT_CTS 0x096AU
éUART_IT_CM 0x112EU
êUART_IT_WUF 0x1476U
ëUART_IT_RTO 0x0B3AU
íUART_IT_ERR 0x0060U
ïUART_IT_ORE 0x0300U
ðUART_IT_NE 0x0200U
ñUART_IT_FE 0x0100U
ùUART_CLEAR_PEF USART_ICR_PECF
úUART_CLEAR_FEF USART_ICR_FECF
ûUART_CLEAR_NEF USART_ICR_NCF
üUART_CLEAR_OREF USART_ICR_ORECF
ýUART_CLEAR_IDLEF USART_ICR_IDLECF
þUART_CLEAR_TCF USART_ICR_TCCF
ÿUART_CLEAR_LBDF USART_ICR_LBDCF
€UART_CLEAR_CTSF USART_ICR_CTSCF
UART_CLEAR_CMF USART_ICR_CMCF
‚UART_CLEAR_WUF USART_ICR_WUCF
ƒUART_CLEAR_RTOF USART_ICR_RTOCF
‹HAL_UART_RECEPTION_STANDARD (0x00000000U)
ŒHAL_UART_RECEPTION_TOIDLE (0x00000001U)
HAL_UART_RECEPTION_TORTO (0x00000002U)
ŽHAL_UART_RECEPTION_TOCHARMATCH (0x00000003U)
–HAL_UART_RXEVENT_TC (0x00000000U)
—HAL_UART_RXEVENT_HT (0x00000001U)
˜HAL_UART_RXEVENT_IDLE (0x00000002U)
²__HAL_UART_RESET_HANDLE_STATE(__HANDLE__) do{ (__HANDLE__)->gState = HAL_UART_STATE_RESET; (__HANDLE__)->RxState = HAL_UART_STATE_RESET; } while(0U)
¼__HAL_UART_FLUSH_DRREGISTER(__HANDLE__) do{ SET_BIT((__HANDLE__)->Instance->RQR, UART_RXDATA_FLUSH_REQUEST); SET_BIT((__HANDLE__)->Instance->RQR, UART_TXDATA_FLUSH_REQUEST); } while(0U)
Ó__HAL_UART_CLEAR_FLAG(__HANDLE__,__FLAG__) ((__HANDLE__)->Instance->ICR = (__FLAG__))
Ù__HAL_UART_CLEAR_PEFLAG(__HANDLE__) __HAL_UART_CLEAR_FLAG((__HANDLE__), UART_CLEAR_PEF)
ß__HAL_UART_CLEAR_FEFLAG(__HANDLE__) __HAL_UART_CLEAR_FLAG((__HANDLE__), UART_CLEAR_FEF)
å__HAL_UART_CLEAR_NEFLAG(__HANDLE__) __HAL_UART_CLEAR_FLAG((__HANDLE__), UART_CLEAR_NEF)
ë__HAL_UART_CLEAR_OREFLAG(__HANDLE__) __HAL_UART_CLEAR_FLAG((__HANDLE__), UART_CLEAR_OREF)
ñ__HAL_UART_CLEAR_IDLEFLAG(__HANDLE__) __HAL_UART_CLEAR_FLAG((__HANDLE__), UART_CLEAR_IDLEF)
Ž__HAL_UART_GET_FLAG(__HANDLE__,__FLAG__) (((__HANDLE__)->Instance->ISR & (__FLAG__)) == (__FLAG__))
¡__HAL_UART_ENABLE_IT(__HANDLE__,__INTERRUPT__) ( ((((uint8_t)(__INTERRUPT__)) >> 5U) == 1U)? ((__HANDLE__)->Instance->CR1 |= (1U << ((__INTERRUPT__) & UART_IT_MASK))): ((((uint8_t)(__INTERRUPT__)) >> 5U) == 2U)? ((__HANDLE__)->Instance->CR2 |= (1U << ((__INTERRUPT__) & UART_IT_MASK))): ((__HANDLE__)->Instance->CR3 |= (1U << ((__INTERRUPT__) & UART_IT_MASK))))
¼__HAL_UART_DISABLE_IT(__HANDLE__,__INTERRUPT__) ( ((((uint8_t)(__INTERRUPT__)) >> 5U) == 1U)? ((__HANDLE__)->Instance->CR1 &= ~ (1U << ((__INTERRUPT__) & UART_IT_MASK))): ((((uint8_t)(__INTERRUPT__)) >> 5U) == 2U)? ((__HANDLE__)->Instance->CR2 &= ~ (1U << ((__INTERRUPT__) & UART_IT_MASK))): ((__HANDLE__)->Instance->CR3 &= ~ (1U << ((__INTERRUPT__) & UART_IT_MASK))))
×__HAL_UART_GET_IT(__HANDLE__,__INTERRUPT__) ((((__HANDLE__)->Instance->ISR & (1U << ((__INTERRUPT__)>> 8U))) != RESET) ? SET : RESET)
ë__HAL_UART_GET_IT_SOURCE(__HANDLE__,__INTERRUPT__) ((((((((uint8_t)(__INTERRUPT__)) >> 5U) == 1U) ? (__HANDLE__)->Instance->CR1 : (((((uint8_t)(__INTERRUPT__)) >> 5U) == 2U) ? (__HANDLE__)->Instance->CR2 : (__HANDLE__)->Instance->CR3)) & (1U << (((uint16_t)(__INTERRUPT__)) & UART_IT_MASK))) != RESET) ? SET : RESET)
…__HAL_UART_CLEAR_IT(__HANDLE__,__IT_CLEAR__) ((__HANDLE__)->Instance->ICR = (uint32_t)(__IT_CLEAR__))
’__HAL_UART_SEND_REQ(__HANDLE__,__REQ__) ((__HANDLE__)->Instance->RQR |= (uint16_t)(__REQ__))
˜__HAL_UART_ONE_BIT_SAMPLE_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR3|= USART_CR3_ONEBIT)
ž__HAL_UART_ONE_BIT_SAMPLE_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR3 &= ~USART_CR3_ONEBIT)
¤__HAL_UART_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR1 |= USART_CR1_UE)
ª__HAL_UART_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR1 &= ~USART_CR1_UE)
¹__HAL_UART_HWCONTROL_CTS_ENABLE(__HANDLE__) do{ ATOMIC_SET_BIT((__HANDLE__)->Instance->CR3, USART_CR3_CTSE); (__HANDLE__)->Init.HwFlowCtl |= USART_CR3_CTSE; } while(0U)
Ì__HAL_UART_HWCONTROL_CTS_DISABLE(__HANDLE__) do{ ATOMIC_CLEAR_BIT((__HANDLE__)->Instance->CR3, USART_CR3_CTSE); (__HANDLE__)->Init.HwFlowCtl &= ~(USART_CR3_CTSE); } while(0U)
ß__HAL_UART_HWCONTROL_RTS_ENABLE(__HANDLE__) do{ ATOMIC_SET_BIT((__HANDLE__)->Instance->CR3, USART_CR3_RTSE); (__HANDLE__)->Init.HwFlowCtl |= USART_CR3_RTSE; } while(0U)
ò__HAL_UART_HWCONTROL_RTS_DISABLE(__HANDLE__) do{ ATOMIC_CLEAR_BIT((__HANDLE__)->Instance->CR3, USART_CR3_RTSE); (__HANDLE__)->Init.HwFlowCtl &= ~(USART_CR3_RTSE); } while(0U)
…    UART_DIV_LPUART(__PCLK__,__BAUD__) (((((uint64_t)(__PCLK__)*256U)) + ((__BAUD__)/2U)) / (__BAUD__))
Œ    UART_DIV_SAMPLING8(__PCLK__,__BAUD__) ((((__PCLK__)*2U) + ((__BAUD__)/2U)) / (__BAUD__))
“    UART_DIV_SAMPLING16(__PCLK__,__BAUD__) (((__PCLK__) + ((__BAUD__)/2U)) / (__BAUD__))
™    UART_INSTANCE_LOWPOWER(__HANDLE__) (IS_LPUART_INSTANCE((__HANDLE__)->Instance))
¡    IS_UART_BAUDRATE(__BAUDRATE__) ((__BAUDRATE__) < 4000001U)
§    IS_UART_ASSERTIONTIME(__TIME__) ((__TIME__) <= 0x1FU)
­    IS_UART_DEASSERTIONTIME(__TIME__) ((__TIME__) <= 0x1FU)
´    IS_UART_STOPBITS(__STOPBITS__) (((__STOPBITS__) == UART_STOPBITS_0_5) || ((__STOPBITS__) == UART_STOPBITS_1) || ((__STOPBITS__) == UART_STOPBITS_1_5) || ((__STOPBITS__) == UART_STOPBITS_2))
¾    IS_LPUART_STOPBITS(__STOPBITS__) (((__STOPBITS__) == UART_STOPBITS_1) || ((__STOPBITS__) == UART_STOPBITS_2))
Æ    IS_UART_PARITY(__PARITY__) (((__PARITY__) == UART_PARITY_NONE) || ((__PARITY__) == UART_PARITY_EVEN) || ((__PARITY__) == UART_PARITY_ODD))
Ï    IS_UART_HARDWARE_FLOW_CONTROL(__CONTROL__) (((__CONTROL__) == UART_HWCONTROL_NONE) || ((__CONTROL__) == UART_HWCONTROL_RTS) || ((__CONTROL__) == UART_HWCONTROL_CTS) || ((__CONTROL__) == UART_HWCONTROL_RTS_CTS))
Ú    IS_UART_MODE(__MODE__) ((((__MODE__) & (~((uint32_t)(UART_MODE_TX_RX)))) == 0x00U) && ((__MODE__) != 0x00U))
á    IS_UART_STATE(__STATE__) (((__STATE__) == UART_STATE_DISABLE) || ((__STATE__) == UART_STATE_ENABLE))
é    IS_UART_OVERSAMPLING(__SAMPLING__) (((__SAMPLING__) == UART_OVERSAMPLING_16) || ((__SAMPLING__) == UART_OVERSAMPLING_8))
ñ    IS_UART_ONE_BIT_SAMPLE(__ONEBIT__) (((__ONEBIT__) == UART_ONE_BIT_SAMPLE_DISABLE) || ((__ONEBIT__) == UART_ONE_BIT_SAMPLE_ENABLE))
ù    IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(__MODE__) (((__MODE__) == UART_ADVFEATURE_AUTOBAUDRATE_ONSTARTBIT) || ((__MODE__) == UART_ADVFEATURE_AUTOBAUDRATE_ONFALLINGEDGE) || ((__MODE__) == UART_ADVFEATURE_AUTOBAUDRATE_ON0X7FFRAME) || ((__MODE__) == UART_ADVFEATURE_AUTOBAUDRATE_ON0X55FRAME))
ƒ
IS_UART_RECEIVER_TIMEOUT(__TIMEOUT__) (((__TIMEOUT__) == UART_RECEIVER_TIMEOUT_DISABLE) || ((__TIMEOUT__) == UART_RECEIVER_TIMEOUT_ENABLE))
‹
IS_UART_RECEIVER_TIMEOUT_VALUE(__TIMEOUTVALUE__) ((__TIMEOUTVALUE__) <= 0xFFFFFFU)
’
IS_UART_LIN(__LIN__) (((__LIN__) == UART_LIN_DISABLE) || ((__LIN__) == UART_LIN_ENABLE))
š
IS_UART_LIN_BREAK_DETECT_LENGTH(__LENGTH__) (((__LENGTH__) == UART_LINBREAKDETECTLENGTH_10B) || ((__LENGTH__) == UART_LINBREAKDETECTLENGTH_11B))
¢
IS_UART_DMA_TX(__DMATX__) (((__DMATX__) == UART_DMA_TX_DISABLE) || ((__DMATX__) == UART_DMA_TX_ENABLE))
ª
IS_UART_DMA_RX(__DMARX__) (((__DMARX__) == UART_DMA_RX_DISABLE) || ((__DMARX__) == UART_DMA_RX_ENABLE))
²
IS_UART_HALF_DUPLEX(__HDSEL__) (((__HDSEL__) == UART_HALF_DUPLEX_DISABLE) || ((__HDSEL__) == UART_HALF_DUPLEX_ENABLE))
º
IS_UART_WAKEUPMETHOD(__WAKEUP__) (((__WAKEUP__) == UART_WAKEUPMETHOD_IDLELINE) || ((__WAKEUP__) == UART_WAKEUPMETHOD_ADDRESSMARK))
Â
IS_UART_REQUEST_PARAMETER(__PARAM__) (((__PARAM__) == UART_AUTOBAUD_REQUEST) || ((__PARAM__) == UART_SENDBREAK_REQUEST) || ((__PARAM__) == UART_MUTE_MODE_REQUEST) || ((__PARAM__) == UART_RXDATA_FLUSH_REQUEST) || ((__PARAM__) == UART_TXDATA_FLUSH_REQUEST))
Í
IS_UART_ADVFEATURE_INIT(__INIT__) ((__INIT__) <= (UART_ADVFEATURE_NO_INIT | UART_ADVFEATURE_TXINVERT_INIT | UART_ADVFEATURE_RXINVERT_INIT | UART_ADVFEATURE_DATAINVERT_INIT | UART_ADVFEATURE_SWAP_INIT | UART_ADVFEATURE_RXOVERRUNDISABLE_INIT | UART_ADVFEATURE_DMADISABLEONERROR_INIT | UART_ADVFEATURE_AUTOBAUDRATE_INIT | UART_ADVFEATURE_MSBFIRST_INIT))
Ü
IS_UART_ADVFEATURE_TXINV(__TXINV__) (((__TXINV__) == UART_ADVFEATURE_TXINV_DISABLE) || ((__TXINV__) == UART_ADVFEATURE_TXINV_ENABLE))
ä
IS_UART_ADVFEATURE_RXINV(__RXINV__) (((__RXINV__) == UART_ADVFEATURE_RXINV_DISABLE) || ((__RXINV__) == UART_ADVFEATURE_RXINV_ENABLE))
ì
IS_UART_ADVFEATURE_DATAINV(__DATAINV__) (((__DATAINV__) == UART_ADVFEATURE_DATAINV_DISABLE) || ((__DATAINV__) == UART_ADVFEATURE_DATAINV_ENABLE))
ô
IS_UART_ADVFEATURE_SWAP(__SWAP__) (((__SWAP__) == UART_ADVFEATURE_SWAP_DISABLE) || ((__SWAP__) == UART_ADVFEATURE_SWAP_ENABLE))
ü
IS_UART_OVERRUN(__OVERRUN__) (((__OVERRUN__) == UART_ADVFEATURE_OVERRUN_ENABLE) || ((__OVERRUN__) == UART_ADVFEATURE_OVERRUN_DISABLE))
„IS_UART_ADVFEATURE_AUTOBAUDRATE(__AUTOBAUDRATE__) (((__AUTOBAUDRATE__) == UART_ADVFEATURE_AUTOBAUDRATE_DISABLE) || ((__AUTOBAUDRATE__) == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE))
IS_UART_ADVFEATURE_DMAONRXERROR(__DMA__) (((__DMA__) == UART_ADVFEATURE_DMA_ENABLEONRXERROR) || ((__DMA__) == UART_ADVFEATURE_DMA_DISABLEONRXERROR))
•IS_UART_ADVFEATURE_MSBFIRST(__MSBFIRST__) (((__MSBFIRST__) == UART_ADVFEATURE_MSBFIRST_DISABLE) || ((__MSBFIRST__) == UART_ADVFEATURE_MSBFIRST_ENABLE))
IS_UART_ADVFEATURE_STOPMODE(__STOPMODE__) (((__STOPMODE__) == UART_ADVFEATURE_STOPMODE_DISABLE) || ((__STOPMODE__) == UART_ADVFEATURE_STOPMODE_ENABLE))
¥IS_UART_MUTE_MODE(__MUTE__) (((__MUTE__) == UART_ADVFEATURE_MUTEMODE_DISABLE) || ((__MUTE__) == UART_ADVFEATURE_MUTEMODE_ENABLE))
­IS_UART_WAKEUP_SELECTION(__WAKE__) (((__WAKE__) == UART_WAKEUP_ON_ADDRESS) || ((__WAKE__) == UART_WAKEUP_ON_STARTBIT) || ((__WAKE__) == UART_WAKEUP_ON_READDATA_NONEMPTY))
¶IS_UART_DE_POLARITY(__POLARITY__) (((__POLARITY__) == UART_DE_POLARITY_HIGH) || ((__POLARITY__) == UART_DE_POLARITY_LOW))¿

STM32L0xx_HAL_UART_EX_H 
GUART_WORDLENGTH_7B USART_CR1_M1
HUART_WORDLENGTH_8B 0x00000000U
IUART_WORDLENGTH_9B USART_CR1_M0
QUART_ADDRESS_DETECT_4B 0x00000000U
RUART_ADDRESS_DETECT_7B USART_CR2_ADDM7
 UART_GETCLOCKSOURCE(__HANDLE__,__CLOCKSOURCE__) do { if((__HANDLE__)->Instance == USART1) { switch(__HAL_RCC_GET_USART1_SOURCE()) { case RCC_USART1CLKSOURCE_PCLK2: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_PCLK2; break; case RCC_USART1CLKSOURCE_HSI: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_HSI; break; case RCC_USART1CLKSOURCE_SYSCLK: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_SYSCLK; break; case RCC_USART1CLKSOURCE_LSE: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_LSE; break; default: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_UNDEFINED; break; } } else if((__HANDLE__)->Instance == USART2) { switch(__HAL_RCC_GET_USART2_SOURCE()) { case RCC_USART2CLKSOURCE_PCLK1: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_PCLK1; break; case RCC_USART2CLKSOURCE_HSI: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_HSI; break; case RCC_USART2CLKSOURCE_SYSCLK: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_SYSCLK; break; case RCC_USART2CLKSOURCE_LSE: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_LSE; break; default: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_UNDEFINED; break; } } else if((__HANDLE__)->Instance == USART4) { (__CLOCKSOURCE__) = UART_CLOCKSOURCE_PCLK1; } else if((__HANDLE__)->Instance == USART5) { (__CLOCKSOURCE__) = UART_CLOCKSOURCE_PCLK1; } else if((__HANDLE__)->Instance == LPUART1) { switch(__HAL_RCC_GET_LPUART1_SOURCE()) { case RCC_LPUART1CLKSOURCE_PCLK1: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_PCLK1; break; case RCC_LPUART1CLKSOURCE_HSI: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_HSI; break; case RCC_LPUART1CLKSOURCE_SYSCLK: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_SYSCLK; break; case RCC_LPUART1CLKSOURCE_LSE: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_LSE; break; default: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_UNDEFINED; break; } } else { (__CLOCKSOURCE__) = UART_CLOCKSOURCE_UNDEFINED; } } while(0)
ûUART_MASK_COMPUTATION(__HANDLE__) do { if ((__HANDLE__)->Init.WordLength == UART_WORDLENGTH_9B) { if ((__HANDLE__)->Init.Parity == UART_PARITY_NONE) { (__HANDLE__)->Mask = 0x01FFU ; } else { (__HANDLE__)->Mask = 0x00FFU ; } } else if ((__HANDLE__)->Init.WordLength == UART_WORDLENGTH_8B) { if ((__HANDLE__)->Init.Parity == UART_PARITY_NONE) { (__HANDLE__)->Mask = 0x00FFU ; } else { (__HANDLE__)->Mask = 0x007FU ; } } else if ((__HANDLE__)->Init.WordLength == UART_WORDLENGTH_7B) { if ((__HANDLE__)->Init.Parity == UART_PARITY_NONE) { (__HANDLE__)->Mask = 0x007FU ; } else { (__HANDLE__)->Mask = 0x003FU ; } } else { (__HANDLE__)->Mask = 0x0000U; } } while(0U)
©IS_UART_WORD_LENGTH(__LENGTH__) (((__LENGTH__) == UART_WORDLENGTH_7B) || ((__LENGTH__) == UART_WORDLENGTH_8B) || ((__LENGTH__) == UART_WORDLENGTH_9B))
²IS_UART_ADDRESSLENGTH_DETECT(__ADDRESS__) (((__ADDRESS__) == UART_ADDRESS_DETECT_4B) || ((__ADDRESS__) == UART_ADDRESS_DETECT_7B))

STM32L0xx_HAL_TIM_H 
îTIM_CLEARINPUTSOURCE_NONE 0x00000000U
ïTIM_CLEARINPUTSOURCE_ETR 0x00000001U
÷TIM_DMABASE_CR1 0x00000000U
øTIM_DMABASE_CR2 0x00000001U
ùTIM_DMABASE_SMCR 0x00000002U
úTIM_DMABASE_DIER 0x00000003U
ûTIM_DMABASE_SR 0x00000004U
üTIM_DMABASE_EGR 0x00000005U
ýTIM_DMABASE_CCMR1 0x00000006U
þTIM_DMABASE_CCMR2 0x00000007U
ÿTIM_DMABASE_CCER 0x00000008U
€TIM_DMABASE_CNT 0x00000009U
TIM_DMABASE_PSC 0x0000000AU
‚TIM_DMABASE_ARR 0x0000000BU
ƒTIM_DMABASE_CCR1 0x0000000DU
„TIM_DMABASE_CCR2 0x0000000EU
…TIM_DMABASE_CCR3 0x0000000FU
†TIM_DMABASE_CCR4 0x00000010U
‡TIM_DMABASE_DCR 0x00000012U
ˆTIM_DMABASE_DMAR 0x00000013U
‰TIM_DMABASE_OR 0x00000014U
‘TIM_EVENTSOURCE_UPDATE TIM_EGR_UG
’TIM_EVENTSOURCE_CC1 TIM_EGR_CC1G
“TIM_EVENTSOURCE_CC2 TIM_EGR_CC2G
”TIM_EVENTSOURCE_CC3 TIM_EGR_CC3G
•TIM_EVENTSOURCE_CC4 TIM_EGR_CC4G
–TIM_EVENTSOURCE_TRIGGER TIM_EGR_TG
žTIM_INPUTCHANNELPOLARITY_RISING 0x00000000U
ŸTIM_INPUTCHANNELPOLARITY_FALLING TIM_CCER_CC1P
 TIM_INPUTCHANNELPOLARITY_BOTHEDGE (TIM_CCER_CC1P | TIM_CCER_CC1NP)
¨TIM_ETRPOLARITY_INVERTED TIM_SMCR_ETP
©TIM_ETRPOLARITY_NONINVERTED 0x00000000U
±TIM_ETRPRESCALER_DIV1 0x00000000U
²TIM_ETRPRESCALER_DIV2 TIM_SMCR_ETPS_0
³TIM_ETRPRESCALER_DIV4 TIM_SMCR_ETPS_1
´TIM_ETRPRESCALER_DIV8 TIM_SMCR_ETPS
¼TIM_COUNTERMODE_UP 0x00000000U
½TIM_COUNTERMODE_DOWN TIM_CR1_DIR
¾TIM_COUNTERMODE_CENTERALIGNED1 TIM_CR1_CMS_0
¿TIM_COUNTERMODE_CENTERALIGNED2 TIM_CR1_CMS_1
ÀTIM_COUNTERMODE_CENTERALIGNED3 TIM_CR1_CMS
ÈTIM_CLOCKDIVISION_DIV1 0x00000000U
ÉTIM_CLOCKDIVISION_DIV2 TIM_CR1_CKD_0
ÊTIM_CLOCKDIVISION_DIV4 TIM_CR1_CKD_1
ÒTIM_OUTPUTSTATE_DISABLE 0x00000000U
ÓTIM_OUTPUTSTATE_ENABLE TIM_CCER_CC1E
ÛTIM_AUTORELOAD_PRELOAD_DISABLE 0x00000000U
ÜTIM_AUTORELOAD_PRELOAD_ENABLE TIM_CR1_ARPE
åTIM_OCFAST_DISABLE 0x00000000U
æTIM_OCFAST_ENABLE TIM_CCMR1_OC1FE
îTIM_OUTPUTNSTATE_DISABLE 0x00000000U
ïTIM_OUTPUTNSTATE_ENABLE TIM_CCER_CC1NE
÷TIM_OCPOLARITY_HIGH 0x00000000U
øTIM_OCPOLARITY_LOW TIM_CCER_CC1P
€TIM_ICPOLARITY_RISING TIM_INPUTCHANNELPOLARITY_RISING
TIM_ICPOLARITY_FALLING TIM_INPUTCHANNELPOLARITY_FALLING
‚TIM_ICPOLARITY_BOTHEDGE TIM_INPUTCHANNELPOLARITY_BOTHEDGE
ŠTIM_ENCODERINPUTPOLARITY_RISING TIM_INPUTCHANNELPOLARITY_RISING
‹TIM_ENCODERINPUTPOLARITY_FALLING TIM_INPUTCHANNELPOLARITY_FALLING
“TIM_ICSELECTION_DIRECTTI TIM_CCMR1_CC1S_0
”TIM_ICSELECTION_INDIRECTTI TIM_CCMR1_CC1S_1
•TIM_ICSELECTION_TRC TIM_CCMR1_CC1S
TIM_ICPSC_DIV1 0x00000000U
žTIM_ICPSC_DIV2 TIM_CCMR1_IC1PSC_0
ŸTIM_ICPSC_DIV4 TIM_CCMR1_IC1PSC_1
 TIM_ICPSC_DIV8 TIM_CCMR1_IC1PSC
¨TIM_OPMODE_SINGLE TIM_CR1_OPM
©TIM_OPMODE_REPETITIVE 0x00000000U
±TIM_ENCODERMODE_TI1 TIM_SMCR_SMS_0
²TIM_ENCODERMODE_TI2 TIM_SMCR_SMS_1
³TIM_ENCODERMODE_TI12 (TIM_SMCR_SMS_1 | TIM_SMCR_SMS_0)
»TIM_IT_UPDATE TIM_DIER_UIE
¼TIM_IT_CC1 TIM_DIER_CC1IE
½TIM_IT_CC2 TIM_DIER_CC2IE
¾TIM_IT_CC3 TIM_DIER_CC3IE
¿TIM_IT_CC4 TIM_DIER_CC4IE
ÀTIM_IT_TRIGGER TIM_DIER_TIE
ÈTIM_DMA_UPDATE TIM_DIER_UDE
ÉTIM_DMA_CC1 TIM_DIER_CC1DE
ÊTIM_DMA_CC2 TIM_DIER_CC2DE
ËTIM_DMA_CC3 TIM_DIER_CC3DE
ÌTIM_DMA_CC4 TIM_DIER_CC4DE
ÍTIM_DMA_TRIGGER TIM_DIER_TDE
ÕTIM_CCDMAREQUEST_CC 0x00000000U
ÖTIM_CCDMAREQUEST_UPDATE TIM_CR2_CCDS
ÞTIM_FLAG_UPDATE TIM_SR_UIF
ßTIM_FLAG_CC1 TIM_SR_CC1IF
àTIM_FLAG_CC2 TIM_SR_CC2IF
áTIM_FLAG_CC3 TIM_SR_CC3IF
âTIM_FLAG_CC4 TIM_SR_CC4IF
ãTIM_FLAG_TRIGGER TIM_SR_TIF
äTIM_FLAG_CC1OF TIM_SR_CC1OF
åTIM_FLAG_CC2OF TIM_SR_CC2OF
æTIM_FLAG_CC3OF TIM_SR_CC3OF
çTIM_FLAG_CC4OF TIM_SR_CC4OF
ïTIM_CHANNEL_1 0x00000000U
ðTIM_CHANNEL_2 0x00000004U
ñTIM_CHANNEL_3 0x00000008U
òTIM_CHANNEL_4 0x0000000CU
óTIM_CHANNEL_ALL 0x0000003CU
ûTIM_CLOCKSOURCE_INTERNAL TIM_SMCR_ETPS_0
üTIM_CLOCKSOURCE_ETRMODE1 TIM_TS_ETRF
ýTIM_CLOCKSOURCE_ETRMODE2 TIM_SMCR_ETPS_1
þTIM_CLOCKSOURCE_TI1ED TIM_TS_TI1F_ED
ÿTIM_CLOCKSOURCE_TI1 TIM_TS_TI1FP1
€TIM_CLOCKSOURCE_TI2 TIM_TS_TI2FP2
TIM_CLOCKSOURCE_ITR0 TIM_TS_ITR0
‚TIM_CLOCKSOURCE_ITR1 TIM_TS_ITR1
ƒTIM_CLOCKSOURCE_ITR2 TIM_TS_ITR2
„TIM_CLOCKSOURCE_ITR3 TIM_TS_ITR3
ŒTIM_CLOCKPOLARITY_INVERTED TIM_ETRPOLARITY_INVERTED
TIM_CLOCKPOLARITY_NONINVERTED TIM_ETRPOLARITY_NONINVERTED
ŽTIM_CLOCKPOLARITY_RISING TIM_INPUTCHANNELPOLARITY_RISING
TIM_CLOCKPOLARITY_FALLING TIM_INPUTCHANNELPOLARITY_FALLING
TIM_CLOCKPOLARITY_BOTHEDGE TIM_INPUTCHANNELPOLARITY_BOTHEDGE
˜TIM_CLOCKPRESCALER_DIV1 TIM_ETRPRESCALER_DIV1
™TIM_CLOCKPRESCALER_DIV2 TIM_ETRPRESCALER_DIV2
šTIM_CLOCKPRESCALER_DIV4 TIM_ETRPRESCALER_DIV4
›TIM_CLOCKPRESCALER_DIV8 TIM_ETRPRESCALER_DIV8
£TIM_CLEARINPUTPOLARITY_INVERTED TIM_ETRPOLARITY_INVERTED
¤TIM_CLEARINPUTPOLARITY_NONINVERTED TIM_ETRPOLARITY_NONINVERTED
¬TIM_CLEARINPUTPRESCALER_DIV1 TIM_ETRPRESCALER_DIV1
­TIM_CLEARINPUTPRESCALER_DIV2 TIM_ETRPRESCALER_DIV2
®TIM_CLEARINPUTPRESCALER_DIV4 TIM_ETRPRESCALER_DIV4
¯TIM_CLEARINPUTPRESCALER_DIV8 TIM_ETRPRESCALER_DIV8
·TIM_TRGO_RESET 0x00000000U
¸TIM_TRGO_ENABLE TIM_CR2_MMS_0
¹TIM_TRGO_UPDATE TIM_CR2_MMS_1
ºTIM_TRGO_OC1 (TIM_CR2_MMS_1 | TIM_CR2_MMS_0)
»TIM_TRGO_OC1REF TIM_CR2_MMS_2
¼TIM_TRGO_OC2REF (TIM_CR2_MMS_2 | TIM_CR2_MMS_0)
½TIM_TRGO_OC3REF (TIM_CR2_MMS_2 | TIM_CR2_MMS_1)
¾TIM_TRGO_OC4REF (TIM_CR2_MMS_2 | TIM_CR2_MMS_1 | TIM_CR2_MMS_0)
ÆTIM_MASTERSLAVEMODE_ENABLE TIM_SMCR_MSM
ÇTIM_MASTERSLAVEMODE_DISABLE 0x00000000U
ÏTIM_SLAVEMODE_DISABLE 0x00000000U
ÐTIM_SLAVEMODE_RESET TIM_SMCR_SMS_2
ÑTIM_SLAVEMODE_GATED (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_0)
ÒTIM_SLAVEMODE_TRIGGER (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_1)
ÓTIM_SLAVEMODE_EXTERNAL1 (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_1 | TIM_SMCR_SMS_0)
ÛTIM_OCMODE_TIMING 0x00000000U
ÜTIM_OCMODE_ACTIVE TIM_CCMR1_OC1M_0
ÝTIM_OCMODE_INACTIVE TIM_CCMR1_OC1M_1
ÞTIM_OCMODE_TOGGLE (TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_0)
ßTIM_OCMODE_PWM1 (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_1)
àTIM_OCMODE_PWM2 (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_0)
áTIM_OCMODE_FORCED_ACTIVE (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_0)
âTIM_OCMODE_FORCED_INACTIVE TIM_CCMR1_OC1M_2
êTIM_TS_ITR0 0x00000000U
ëTIM_TS_ITR1 TIM_SMCR_TS_0
ìTIM_TS_ITR2 TIM_SMCR_TS_1
íTIM_TS_ITR3 (TIM_SMCR_TS_0 | TIM_SMCR_TS_1)
îTIM_TS_TI1F_ED TIM_SMCR_TS_2
ïTIM_TS_TI1FP1 (TIM_SMCR_TS_0 | TIM_SMCR_TS_2)
ðTIM_TS_TI2FP2 (TIM_SMCR_TS_1 | TIM_SMCR_TS_2)
ñTIM_TS_ETRF (TIM_SMCR_TS_0 | TIM_SMCR_TS_1 | TIM_SMCR_TS_2)
òTIM_TS_NONE 0x0000FFFFU
úTIM_TRIGGERPOLARITY_INVERTED TIM_ETRPOLARITY_INVERTED
ûTIM_TRIGGERPOLARITY_NONINVERTED TIM_ETRPOLARITY_NONINVERTED
üTIM_TRIGGERPOLARITY_RISING TIM_INPUTCHANNELPOLARITY_RISING
ýTIM_TRIGGERPOLARITY_FALLING TIM_INPUTCHANNELPOLARITY_FALLING
þTIM_TRIGGERPOLARITY_BOTHEDGE TIM_INPUTCHANNELPOLARITY_BOTHEDGE
†TIM_TRIGGERPRESCALER_DIV1 TIM_ETRPRESCALER_DIV1
‡TIM_TRIGGERPRESCALER_DIV2 TIM_ETRPRESCALER_DIV2
ˆTIM_TRIGGERPRESCALER_DIV4 TIM_ETRPRESCALER_DIV4
‰TIM_TRIGGERPRESCALER_DIV8 TIM_ETRPRESCALER_DIV8
‘TIM_TI1SELECTION_CH1 0x00000000U
’TIM_TI1SELECTION_XORCOMBINATION TIM_CR2_TI1S
šTIM_DMABURSTLENGTH_1TRANSFER 0x00000000U
›TIM_DMABURSTLENGTH_2TRANSFERS 0x00000100U
œTIM_DMABURSTLENGTH_3TRANSFERS 0x00000200U
TIM_DMABURSTLENGTH_4TRANSFERS 0x00000300U
žTIM_DMABURSTLENGTH_5TRANSFERS 0x00000400U
ŸTIM_DMABURSTLENGTH_6TRANSFERS 0x00000500U
 TIM_DMABURSTLENGTH_7TRANSFERS 0x00000600U
¡TIM_DMABURSTLENGTH_8TRANSFERS 0x00000700U
¢TIM_DMABURSTLENGTH_9TRANSFERS 0x00000800U
£TIM_DMABURSTLENGTH_10TRANSFERS 0x00000900U
¤TIM_DMABURSTLENGTH_11TRANSFERS 0x00000A00U
¥TIM_DMABURSTLENGTH_12TRANSFERS 0x00000B00U
¦TIM_DMABURSTLENGTH_13TRANSFERS 0x00000C00U
§TIM_DMABURSTLENGTH_14TRANSFERS 0x00000D00U
¨TIM_DMABURSTLENGTH_15TRANSFERS 0x00000E00U
©TIM_DMABURSTLENGTH_16TRANSFERS 0x00000F00U
ªTIM_DMABURSTLENGTH_17TRANSFERS 0x00001000U
«TIM_DMABURSTLENGTH_18TRANSFERS 0x00001100U
³TIM_DMA_ID_UPDATE ((uint16_t) 0x0000)
´TIM_DMA_ID_CC1 ((uint16_t) 0x0001)
µTIM_DMA_ID_CC2 ((uint16_t) 0x0002)
¶TIM_DMA_ID_CC3 ((uint16_t) 0x0003)
·TIM_DMA_ID_CC4 ((uint16_t) 0x0004)
¸TIM_DMA_ID_TRIGGER ((uint16_t) 0x0006)
ÀTIM_CCx_ENABLE 0x00000001U
ÁTIM_CCx_DISABLE 0x00000000U
ê__HAL_TIM_RESET_HANDLE_STATE(__HANDLE__) do { (__HANDLE__)->State = HAL_TIM_STATE_RESET; (__HANDLE__)->ChannelState[0] = HAL_TIM_CHANNEL_STATE_RESET; (__HANDLE__)->ChannelState[1] = HAL_TIM_CHANNEL_STATE_RESET; (__HANDLE__)->ChannelState[2] = HAL_TIM_CHANNEL_STATE_RESET; (__HANDLE__)->ChannelState[3] = HAL_TIM_CHANNEL_STATE_RESET; (__HANDLE__)->DMABurstState = HAL_DMA_BURST_STATE_RESET; } while(0)
ù__HAL_TIM_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR1|=(TIM_CR1_CEN))
€__HAL_TIM_DISABLE(__HANDLE__) do { if (((__HANDLE__)->Instance->CCER & TIM_CCER_CCxE_MASK) == 0UL) { (__HANDLE__)->Instance->CR1 &= ~(TIM_CR1_CEN); } } while(0)
”__HAL_TIM_ENABLE_IT(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->DIER |= (__INTERRUPT__))
¢__HAL_TIM_DISABLE_IT(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->DIER &= ~(__INTERRUPT__))
°__HAL_TIM_ENABLE_DMA(__HANDLE__,__DMA__) ((__HANDLE__)->Instance->DIER |= (__DMA__))
¾__HAL_TIM_DISABLE_DMA(__HANDLE__,__DMA__) ((__HANDLE__)->Instance->DIER &= ~(__DMA__))
Ð__HAL_TIM_GET_FLAG(__HANDLE__,__FLAG__) (((__HANDLE__)->Instance->SR &(__FLAG__)) == (__FLAG__))
â__HAL_TIM_CLEAR_FLAG(__HANDLE__,__FLAG__) ((__HANDLE__)->Instance->SR = ~(__FLAG__))
ñ__HAL_TIM_GET_IT_SOURCE(__HANDLE__,__INTERRUPT__) ((((__HANDLE__)->Instance->DIER & (__INTERRUPT__)) == (__INTERRUPT__)) ? SET : RESET)
€__HAL_TIM_CLEAR_IT(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->SR = ~(__INTERRUPT__))
‰__HAL_TIM_IS_TIM_COUNTING_DOWN(__HANDLE__) (((__HANDLE__)->Instance->CR1 &(TIM_CR1_DIR)) == (TIM_CR1_DIR))
‘__HAL_TIM_SET_PRESCALER(__HANDLE__,__PRESC__) ((__HANDLE__)->Instance->PSC = (__PRESC__))
™__HAL_TIM_SET_COUNTER(__HANDLE__,__COUNTER__) ((__HANDLE__)->Instance->CNT = (__COUNTER__))
 __HAL_TIM_GET_COUNTER(__HANDLE__) ((__HANDLE__)->Instance->CNT)
¨__HAL_TIM_SET_AUTORELOAD(__HANDLE__,__AUTORELOAD__) do{ (__HANDLE__)->Instance->ARR = (__AUTORELOAD__); (__HANDLE__)->Init.Period = (__AUTORELOAD__); } while(0)
³__HAL_TIM_GET_AUTORELOAD(__HANDLE__) ((__HANDLE__)->Instance->ARR)
¿__HAL_TIM_SET_CLOCKDIVISION(__HANDLE__,__CKD__) do{ (__HANDLE__)->Instance->CR1 &= (~TIM_CR1_CKD); (__HANDLE__)->Instance->CR1 |= (__CKD__); (__HANDLE__)->Init.ClockDivision = (__CKD__); } while(0)
Î__HAL_TIM_GET_CLOCKDIVISION(__HANDLE__) ((__HANDLE__)->Instance->CR1 & TIM_CR1_CKD)
â__HAL_TIM_SET_ICPRESCALER(__HANDLE__,__CHANNEL__,__ICPSC__) do{ TIM_RESET_ICPRESCALERVALUE((__HANDLE__), (__CHANNEL__)); TIM_SET_ICPRESCALERVALUE((__HANDLE__), (__CHANNEL__), (__ICPSC__)); } while(0)
÷__HAL_TIM_GET_ICPRESCALER(__HANDLE__,__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 & TIM_CCMR1_IC1PSC) : ((__CHANNEL__) == TIM_CHANNEL_2) ? (((__HANDLE__)->Instance->CCMR1 & TIM_CCMR1_IC2PSC) >> 8U) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 & TIM_CCMR2_IC3PSC) : (((__HANDLE__)->Instance->CCMR2 & TIM_CCMR2_IC4PSC)) >> 8U)
‰    __HAL_TIM_SET_COMPARE(__HANDLE__,__CHANNEL__,__COMPARE__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCR1 = (__COMPARE__)) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCR2 = (__COMPARE__)) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCR3 = (__COMPARE__)) : ((__HANDLE__)->Instance->CCR4 = (__COMPARE__)))
š    __HAL_TIM_GET_COMPARE(__HANDLE__,__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCR1) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCR2) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCR3) : ((__HANDLE__)->Instance->CCR4))
«    __HAL_TIM_ENABLE_OCxPRELOAD(__HANDLE__,__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 |= TIM_CCMR1_OC1PE) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCMR1 |= TIM_CCMR1_OC2PE) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 |= TIM_CCMR2_OC3PE) : ((__HANDLE__)->Instance->CCMR2 |= TIM_CCMR2_OC4PE))
¼    __HAL_TIM_DISABLE_OCxPRELOAD(__HANDLE__,__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 &= ~TIM_CCMR1_OC1PE) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCMR1 &= ~TIM_CCMR1_OC2PE) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 &= ~TIM_CCMR2_OC3PE) : ((__HANDLE__)->Instance->CCMR2 &= ~TIM_CCMR2_OC4PE))
Ñ    __HAL_TIM_ENABLE_OCxFAST(__HANDLE__,__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 |= TIM_CCMR1_OC1FE) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCMR1 |= TIM_CCMR1_OC2FE) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 |= TIM_CCMR2_OC3FE) : ((__HANDLE__)->Instance->CCMR2 |= TIM_CCMR2_OC4FE))
æ    __HAL_TIM_DISABLE_OCxFAST(__HANDLE__,__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE) : ((__HANDLE__)->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE))
ô    __HAL_TIM_URS_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR1|= TIM_CR1_URS)

__HAL_TIM_URS_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR1&=~TIM_CR1_URS)
’
__HAL_TIM_SET_CAPTUREPOLARITY(__HANDLE__,__CHANNEL__,__POLARITY__) do{ TIM_RESET_CAPTUREPOLARITY((__HANDLE__), (__CHANNEL__)); TIM_SET_CAPTUREPOLARITY((__HANDLE__), (__CHANNEL__), (__POLARITY__)); }while(0)
 
__HAL_TIM_SELECT_CCDMAREQUEST(__HANDLE__,__CCDMA__) MODIFY_REG((__HANDLE__)->Instance->CR2, TIM_CR2_CCDS, (__CCDMA__))
®
TIM_CCER_CCxE_MASK ((uint32_t)(TIM_CCER_CC1E | TIM_CCER_CC2E | TIM_CCER_CC3E | TIM_CCER_CC4E))
¸
IS_TIM_CLEARINPUT_SOURCE(__MODE__) (((__MODE__) == TIM_CLEARINPUTSOURCE_NONE) || ((__MODE__) == TIM_CLEARINPUTSOURCE_ETR))
»
IS_TIM_DMA_BASE(__BASE__) (((__BASE__) == TIM_DMABASE_CR1) || ((__BASE__) == TIM_DMABASE_CR2) || ((__BASE__) == TIM_DMABASE_SMCR) || ((__BASE__) == TIM_DMABASE_DIER) || ((__BASE__) == TIM_DMABASE_SR) || ((__BASE__) == TIM_DMABASE_EGR) || ((__BASE__) == TIM_DMABASE_CCMR1) || ((__BASE__) == TIM_DMABASE_CCMR2) || ((__BASE__) == TIM_DMABASE_CCER) || ((__BASE__) == TIM_DMABASE_CNT) || ((__BASE__) == TIM_DMABASE_PSC) || ((__BASE__) == TIM_DMABASE_ARR) || ((__BASE__) == TIM_DMABASE_CCR1) || ((__BASE__) == TIM_DMABASE_CCR2) || ((__BASE__) == TIM_DMABASE_CCR3) || ((__BASE__) == TIM_DMABASE_CCR4) || ((__BASE__) == TIM_DMABASE_OR))
Í
IS_TIM_EVENT_SOURCE(__SOURCE__) ((((__SOURCE__) & 0xFFFFFFA0U) == 0x00000000U) && ((__SOURCE__) != 0x00000000U))
Ï
IS_TIM_COUNTER_MODE(__MODE__) (((__MODE__) == TIM_COUNTERMODE_UP) || ((__MODE__) == TIM_COUNTERMODE_DOWN) || ((__MODE__) == TIM_COUNTERMODE_CENTERALIGNED1) || ((__MODE__) == TIM_COUNTERMODE_CENTERALIGNED2) || ((__MODE__) == TIM_COUNTERMODE_CENTERALIGNED3))
Õ
IS_TIM_CLOCKDIVISION_DIV(__DIV__) (((__DIV__) == TIM_CLOCKDIVISION_DIV1) || ((__DIV__) == TIM_CLOCKDIVISION_DIV2) || ((__DIV__) == TIM_CLOCKDIVISION_DIV4))
Ù
IS_TIM_AUTORELOAD_PRELOAD(PRELOAD) (((PRELOAD) == TIM_AUTORELOAD_PRELOAD_DISABLE) || ((PRELOAD) == TIM_AUTORELOAD_PRELOAD_ENABLE))
Ü
IS_TIM_FAST_STATE(__STATE__) (((__STATE__) == TIM_OCFAST_DISABLE) || ((__STATE__) == TIM_OCFAST_ENABLE))
ß
IS_TIM_OC_POLARITY(__POLARITY__) (((__POLARITY__) == TIM_OCPOLARITY_HIGH) || ((__POLARITY__) == TIM_OCPOLARITY_LOW))
â
IS_TIM_ENCODERINPUT_POLARITY(__POLARITY__) (((__POLARITY__) == TIM_ENCODERINPUTPOLARITY_RISING) || ((__POLARITY__) == TIM_ENCODERINPUTPOLARITY_FALLING))
å
IS_TIM_IC_POLARITY(__POLARITY__) (((__POLARITY__) == TIM_ICPOLARITY_RISING) || ((__POLARITY__) == TIM_ICPOLARITY_FALLING) || ((__POLARITY__) == TIM_ICPOLARITY_BOTHEDGE))
é
IS_TIM_IC_SELECTION(__SELECTION__) (((__SELECTION__) == TIM_ICSELECTION_DIRECTTI) || ((__SELECTION__) == TIM_ICSELECTION_INDIRECTTI) || ((__SELECTION__) == TIM_ICSELECTION_TRC))
í
IS_TIM_IC_PRESCALER(__PRESCALER__) (((__PRESCALER__) == TIM_ICPSC_DIV1) || ((__PRESCALER__) == TIM_ICPSC_DIV2) || ((__PRESCALER__) == TIM_ICPSC_DIV4) || ((__PRESCALER__) == TIM_ICPSC_DIV8))
ò
IS_TIM_OPM_MODE(__MODE__) (((__MODE__) == TIM_OPMODE_SINGLE) || ((__MODE__) == TIM_OPMODE_REPETITIVE))
õ
IS_TIM_ENCODER_MODE(__MODE__) (((__MODE__) == TIM_ENCODERMODE_TI1) || ((__MODE__) == TIM_ENCODERMODE_TI2) || ((__MODE__) == TIM_ENCODERMODE_TI12))
ù
IS_TIM_DMA_SOURCE(__SOURCE__) ((((__SOURCE__) & 0xFFFFA0FFU) == 0x00000000U) && ((__SOURCE__) != 0x00000000U))
û
IS_TIM_CHANNELS(__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) || ((__CHANNEL__) == TIM_CHANNEL_2) || ((__CHANNEL__) == TIM_CHANNEL_3) || ((__CHANNEL__) == TIM_CHANNEL_4) || ((__CHANNEL__) == TIM_CHANNEL_ALL))
IS_TIM_OPM_CHANNELS(__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) || ((__CHANNEL__) == TIM_CHANNEL_2))
„IS_TIM_PERIOD(__PERIOD__) (((__PERIOD__) > 0U) && ((__PERIOD__) <= 0xFFFFU))
†IS_TIM_PRESCALER(__PRESCALER__) ((__PRESCALER__) <= 0xFFFFU)
ˆIS_TIM_CLOCKSOURCE(__CLOCK__) (((__CLOCK__) == TIM_CLOCKSOURCE_INTERNAL) || ((__CLOCK__) == TIM_CLOCKSOURCE_ETRMODE1) || ((__CLOCK__) == TIM_CLOCKSOURCE_ETRMODE2) || ((__CLOCK__) == TIM_CLOCKSOURCE_TI1ED) || ((__CLOCK__) == TIM_CLOCKSOURCE_TI1) || ((__CLOCK__) == TIM_CLOCKSOURCE_TI2) || ((__CLOCK__) == TIM_CLOCKSOURCE_ITR0) || ((__CLOCK__) == TIM_CLOCKSOURCE_ITR1) || ((__CLOCK__) == TIM_CLOCKSOURCE_ITR2) || ((__CLOCK__) == TIM_CLOCKSOURCE_ITR3))
“IS_TIM_CLOCKPOLARITY(__POLARITY__) (((__POLARITY__) == TIM_CLOCKPOLARITY_INVERTED) || ((__POLARITY__) == TIM_CLOCKPOLARITY_NONINVERTED) || ((__POLARITY__) == TIM_CLOCKPOLARITY_RISING) || ((__POLARITY__) == TIM_CLOCKPOLARITY_FALLING) || ((__POLARITY__) == TIM_CLOCKPOLARITY_BOTHEDGE))
™IS_TIM_CLOCKPRESCALER(__PRESCALER__) (((__PRESCALER__) == TIM_CLOCKPRESCALER_DIV1) || ((__PRESCALER__) == TIM_CLOCKPRESCALER_DIV2) || ((__PRESCALER__) == TIM_CLOCKPRESCALER_DIV4) || ((__PRESCALER__) == TIM_CLOCKPRESCALER_DIV8))
žIS_TIM_CLOCKFILTER(__ICFILTER__) ((__ICFILTER__) <= 0xFU)
 IS_TIM_CLEARINPUT_POLARITY(__POLARITY__) (((__POLARITY__) == TIM_CLEARINPUTPOLARITY_INVERTED) || ((__POLARITY__) == TIM_CLEARINPUTPOLARITY_NONINVERTED))
£IS_TIM_CLEARINPUT_PRESCALER(__PRESCALER__) (((__PRESCALER__) == TIM_CLEARINPUTPRESCALER_DIV1) || ((__PRESCALER__) == TIM_CLEARINPUTPRESCALER_DIV2) || ((__PRESCALER__) == TIM_CLEARINPUTPRESCALER_DIV4) || ((__PRESCALER__) == TIM_CLEARINPUTPRESCALER_DIV8))
¨IS_TIM_CLEARINPUT_FILTER(__ICFILTER__) ((__ICFILTER__) <= 0xFU)
ªIS_TIM_TRGO_SOURCE(__SOURCE__) (((__SOURCE__) == TIM_TRGO_RESET) || ((__SOURCE__) == TIM_TRGO_ENABLE) || ((__SOURCE__) == TIM_TRGO_UPDATE) || ((__SOURCE__) == TIM_TRGO_OC1) || ((__SOURCE__) == TIM_TRGO_OC1REF) || ((__SOURCE__) == TIM_TRGO_OC2REF) || ((__SOURCE__) == TIM_TRGO_OC3REF) || ((__SOURCE__) == TIM_TRGO_OC4REF))
³IS_TIM_MSM_STATE(__STATE__) (((__STATE__) == TIM_MASTERSLAVEMODE_ENABLE) || ((__STATE__) == TIM_MASTERSLAVEMODE_DISABLE))
¶IS_TIM_SLAVE_MODE(__MODE__) (((__MODE__) == TIM_SLAVEMODE_DISABLE) || ((__MODE__) == TIM_SLAVEMODE_RESET) || ((__MODE__) == TIM_SLAVEMODE_GATED) || ((__MODE__) == TIM_SLAVEMODE_TRIGGER) || ((__MODE__) == TIM_SLAVEMODE_EXTERNAL1))
¼IS_TIM_PWM_MODE(__MODE__) (((__MODE__) == TIM_OCMODE_PWM1) || ((__MODE__) == TIM_OCMODE_PWM2))
¿IS_TIM_OC_MODE(__MODE__) (((__MODE__) == TIM_OCMODE_TIMING) || ((__MODE__) == TIM_OCMODE_ACTIVE) || ((__MODE__) == TIM_OCMODE_INACTIVE) || ((__MODE__) == TIM_OCMODE_TOGGLE) || ((__MODE__) == TIM_OCMODE_FORCED_ACTIVE) || ((__MODE__) == TIM_OCMODE_FORCED_INACTIVE))
ÆIS_TIM_TRIGGER_SELECTION(__SELECTION__) (((__SELECTION__) == TIM_TS_ITR0) || ((__SELECTION__) == TIM_TS_ITR1) || ((__SELECTION__) == TIM_TS_ITR2) || ((__SELECTION__) == TIM_TS_ITR3) || ((__SELECTION__) == TIM_TS_TI1F_ED) || ((__SELECTION__) == TIM_TS_TI1FP1) || ((__SELECTION__) == TIM_TS_TI2FP2) || ((__SELECTION__) == TIM_TS_ETRF))
ÏIS_TIM_INTERNAL_TRIGGEREVENT_SELECTION(__SELECTION__) (((__SELECTION__) == TIM_TS_ITR0) || ((__SELECTION__) == TIM_TS_ITR1) || ((__SELECTION__) == TIM_TS_ITR2) || ((__SELECTION__) == TIM_TS_ITR3) || ((__SELECTION__) == TIM_TS_NONE))
ÕIS_TIM_TRIGGERPOLARITY(__POLARITY__) (((__POLARITY__) == TIM_TRIGGERPOLARITY_INVERTED ) || ((__POLARITY__) == TIM_TRIGGERPOLARITY_NONINVERTED) || ((__POLARITY__) == TIM_TRIGGERPOLARITY_RISING ) || ((__POLARITY__) == TIM_TRIGGERPOLARITY_FALLING ) || ((__POLARITY__) == TIM_TRIGGERPOLARITY_BOTHEDGE ))
ÛIS_TIM_TRIGGERPRESCALER(__PRESCALER__) (((__PRESCALER__) == TIM_TRIGGERPRESCALER_DIV1) || ((__PRESCALER__) == TIM_TRIGGERPRESCALER_DIV2) || ((__PRESCALER__) == TIM_TRIGGERPRESCALER_DIV4) || ((__PRESCALER__) == TIM_TRIGGERPRESCALER_DIV8))
àIS_TIM_TRIGGERFILTER(__ICFILTER__) ((__ICFILTER__) <= 0xFU)
âIS_TIM_TI1SELECTION(__TI1SELECTION__) (((__TI1SELECTION__) == TIM_TI1SELECTION_CH1) || ((__TI1SELECTION__) == TIM_TI1SELECTION_XORCOMBINATION))
åIS_TIM_DMA_LENGTH(__LENGTH__) (((__LENGTH__) == TIM_DMABURSTLENGTH_1TRANSFER) || ((__LENGTH__) == TIM_DMABURSTLENGTH_2TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_3TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_4TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_5TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_6TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_7TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_8TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_9TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_10TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_11TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_12TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_13TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_14TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_15TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_16TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_17TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_18TRANSFERS))
øIS_TIM_DMA_DATA_LENGTH(LENGTH) (((LENGTH) >= 0x1U) && ((LENGTH) < 0x10000U))
úIS_TIM_IC_FILTER(__ICFILTER__) ((__ICFILTER__) <= 0xFU)
üIS_TIM_SLAVEMODE_TRIGGER_ENABLED(__TRIGGER__) ((__TRIGGER__) == TIM_SLAVEMODE_TRIGGER)
þTIM_SET_ICPRESCALERVALUE(__HANDLE__,__CHANNEL__,__ICPSC__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 |= (__ICPSC__)) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCMR1 |= ((__ICPSC__) << 8U)) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 |= (__ICPSC__)) : ((__HANDLE__)->Instance->CCMR2 |= ((__ICPSC__) << 8U)))
„TIM_RESET_ICPRESCALERVALUE(__HANDLE__,__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC) : ((__HANDLE__)->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC))
ŠTIM_SET_CAPTUREPOLARITY(__HANDLE__,__CHANNEL__,__POLARITY__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCER |= (__POLARITY__)) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCER |= ((__POLARITY__) << 4U)) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCER |= ((__POLARITY__) << 8U)) : ((__HANDLE__)->Instance->CCER |= (((__POLARITY__) << 12U))))
TIM_RESET_CAPTUREPOLARITY(__HANDLE__,__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCER &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP)) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCER &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP)) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCER &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP)) : ((__HANDLE__)->Instance->CCER &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP)))
–TIM_CHANNEL_STATE_GET(__HANDLE__,__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) ? (__HANDLE__)->ChannelState[0] : ((__CHANNEL__) == TIM_CHANNEL_2) ? (__HANDLE__)->ChannelState[1] : ((__CHANNEL__) == TIM_CHANNEL_3) ? (__HANDLE__)->ChannelState[2] : (__HANDLE__)->ChannelState[3])
œTIM_CHANNEL_STATE_SET(__HANDLE__,__CHANNEL__,__CHANNEL_STATE__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->ChannelState[0] = (__CHANNEL_STATE__)) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->ChannelState[1] = (__CHANNEL_STATE__)) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->ChannelState[2] = (__CHANNEL_STATE__)) : ((__HANDLE__)->ChannelState[3] = (__CHANNEL_STATE__)))
¢TIM_CHANNEL_STATE_SET_ALL(__HANDLE__,__CHANNEL_STATE__) do { (__HANDLE__)->ChannelState[0] = (__CHANNEL_STATE__); (__HANDLE__)->ChannelState[1] = (__CHANNEL_STATE__); (__HANDLE__)->ChannelState[2] = (__CHANNEL_STATE__); (__HANDLE__)->ChannelState[3] = (__CHANNEL_STATE__); } while(0)¯

STM32L0xx_HAL_SPI_H 
¼
HAL_SPI_ERROR_NONE (0x00000000U)
½
HAL_SPI_ERROR_MODF (0x00000001U)
¾
HAL_SPI_ERROR_CRC (0x00000002U)
¿
HAL_SPI_ERROR_OVR (0x00000004U)
À
HAL_SPI_ERROR_FRE (0x00000008U)
Á
HAL_SPI_ERROR_DMA (0x00000010U)
Â
HAL_SPI_ERROR_FLAG (0x00000020U)
Ã
HAL_SPI_ERROR_ABORT (0x00000040U)
Î
SPI_MODE_SLAVE (0x00000000U)
Ï
SPI_MODE_MASTER (SPI_CR1_MSTR | SPI_CR1_SSI)
×
SPI_DIRECTION_2LINES (0x00000000U)
Ø
SPI_DIRECTION_2LINES_RXONLY SPI_CR1_RXONLY
Ù
SPI_DIRECTION_1LINE SPI_CR1_BIDIMODE
á
SPI_DATASIZE_8BIT (0x00000000U)
â
SPI_DATASIZE_16BIT SPI_CR1_DFF
ê
SPI_POLARITY_LOW (0x00000000U)
ë
SPI_POLARITY_HIGH SPI_CR1_CPOL
ó
SPI_PHASE_1EDGE (0x00000000U)
ô
SPI_PHASE_2EDGE SPI_CR1_CPHA
ü
SPI_NSS_SOFT SPI_CR1_SSM
ý
SPI_NSS_HARD_INPUT (0x00000000U)
þ
SPI_NSS_HARD_OUTPUT (SPI_CR2_SSOE << 16U)
†SPI_BAUDRATEPRESCALER_2 (0x00000000U)
‡SPI_BAUDRATEPRESCALER_4 (SPI_CR1_BR_0)
ˆSPI_BAUDRATEPRESCALER_8 (SPI_CR1_BR_1)
‰SPI_BAUDRATEPRESCALER_16 (SPI_CR1_BR_1 | SPI_CR1_BR_0)
ŠSPI_BAUDRATEPRESCALER_32 (SPI_CR1_BR_2)
‹SPI_BAUDRATEPRESCALER_64 (SPI_CR1_BR_2 | SPI_CR1_BR_0)
ŒSPI_BAUDRATEPRESCALER_128 (SPI_CR1_BR_2 | SPI_CR1_BR_1)
SPI_BAUDRATEPRESCALER_256 (SPI_CR1_BR_2 | SPI_CR1_BR_1 | SPI_CR1_BR_0)
•SPI_FIRSTBIT_MSB (0x00000000U)
–SPI_FIRSTBIT_LSB SPI_CR1_LSBFIRST
žSPI_TIMODE_DISABLE (0x00000000U)
ŸSPI_TIMODE_ENABLE SPI_CR2_FRF
§SPI_CRCCALCULATION_DISABLE (0x00000000U)
¨SPI_CRCCALCULATION_ENABLE SPI_CR1_CRCEN
°SPI_IT_TXE SPI_CR2_TXEIE
±SPI_IT_RXNE SPI_CR2_RXNEIE
²SPI_IT_ERR SPI_CR2_ERRIE
ºSPI_FLAG_RXNE SPI_SR_RXNE
»SPI_FLAG_TXE SPI_SR_TXE
¼SPI_FLAG_BSY SPI_SR_BSY
½SPI_FLAG_CRCERR SPI_SR_CRCERR
¾SPI_FLAG_MODF SPI_SR_MODF
¿SPI_FLAG_OVR SPI_SR_OVR
ÀSPI_FLAG_FRE SPI_SR_FRE
ÁSPI_FLAG_MASK (SPI_SR_RXNE | SPI_SR_TXE | SPI_SR_BSY | SPI_SR_CRCERR | SPI_SR_MODF | SPI_SR_OVR | SPI_SR_FRE)
Ü__HAL_SPI_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_SPI_STATE_RESET)
é__HAL_SPI_ENABLE_IT(__HANDLE__,__INTERRUPT__) SET_BIT((__HANDLE__)->Instance->CR2, (__INTERRUPT__))
õ__HAL_SPI_DISABLE_IT(__HANDLE__,__INTERRUPT__) CLEAR_BIT((__HANDLE__)->Instance->CR2, (__INTERRUPT__))
__HAL_SPI_GET_IT_SOURCE(__HANDLE__,__INTERRUPT__) ((((__HANDLE__)->Instance->CR2 & (__INTERRUPT__)) == (__INTERRUPT__)) ? SET : RESET)
’__HAL_SPI_GET_FLAG(__HANDLE__,__FLAG__) ((((__HANDLE__)->Instance->SR) & (__FLAG__)) == (__FLAG__))
™__HAL_SPI_CLEAR_CRCERRFLAG(__HANDLE__) ((__HANDLE__)->Instance->SR = (uint16_t)(~SPI_FLAG_CRCERR))
 __HAL_SPI_CLEAR_MODFFLAG(__HANDLE__) do{ __IO uint32_t tmpreg_modf = 0x00U; tmpreg_modf = (__HANDLE__)->Instance->SR; CLEAR_BIT((__HANDLE__)->Instance->CR1, SPI_CR1_SPE); UNUSED(tmpreg_modf); } while(0U)
­__HAL_SPI_CLEAR_OVRFLAG(__HANDLE__) do{ __IO uint32_t tmpreg_ovr = 0x00U; tmpreg_ovr = (__HANDLE__)->Instance->DR; tmpreg_ovr = (__HANDLE__)->Instance->SR; UNUSED(tmpreg_ovr); } while(0U)
º__HAL_SPI_CLEAR_FREFLAG(__HANDLE__) do{ __IO uint32_t tmpreg_fre = 0x00U; tmpreg_fre = (__HANDLE__)->Instance->SR; UNUSED(tmpreg_fre); }while(0U)
Æ__HAL_SPI_ENABLE(__HANDLE__) SET_BIT((__HANDLE__)->Instance->CR1, SPI_CR1_SPE)
Í__HAL_SPI_DISABLE(__HANDLE__) CLEAR_BIT((__HANDLE__)->Instance->CR1, SPI_CR1_SPE)
ÝSPI_1LINE_TX(__HANDLE__) SET_BIT((__HANDLE__)->Instance->CR1, SPI_CR1_BIDIOE)
äSPI_1LINE_RX(__HANDLE__) CLEAR_BIT((__HANDLE__)->Instance->CR1, SPI_CR1_BIDIOE)
ëSPI_RESET_CRC(__HANDLE__) do{CLEAR_BIT((__HANDLE__)->Instance->CR1, SPI_CR1_CRCEN); SET_BIT((__HANDLE__)->Instance->CR1, SPI_CR1_CRCEN);}while(0U)
ûSPI_CHECK_FLAG(__SR__,__FLAG__) ((((__SR__) & ((__FLAG__) & SPI_FLAG_MASK)) == ((__FLAG__) & SPI_FLAG_MASK)) ? SET : RESET)
‡SPI_CHECK_IT_SOURCE(__CR2__,__INTERRUPT__) ((((__CR2__) & (__INTERRUPT__)) == (__INTERRUPT__)) ? SET : RESET)
IS_SPI_MODE(__MODE__) (((__MODE__) == SPI_MODE_SLAVE) || ((__MODE__) == SPI_MODE_MASTER))
—IS_SPI_DIRECTION(__MODE__) (((__MODE__) == SPI_DIRECTION_2LINES) || ((__MODE__) == SPI_DIRECTION_2LINES_RXONLY) || ((__MODE__) == SPI_DIRECTION_1LINE))
ŸIS_SPI_DIRECTION_2LINES(__MODE__) ((__MODE__) == SPI_DIRECTION_2LINES)
¥IS_SPI_DIRECTION_2LINES_OR_1LINE(__MODE__) (((__MODE__) == SPI_DIRECTION_2LINES) || ((__MODE__) == SPI_DIRECTION_1LINE))
­IS_SPI_DATASIZE(__DATASIZE__) (((__DATASIZE__) == SPI_DATASIZE_16BIT) || ((__DATASIZE__) == SPI_DATASIZE_8BIT))
µIS_SPI_CPOL(__CPOL__) (((__CPOL__) == SPI_POLARITY_LOW) || ((__CPOL__) == SPI_POLARITY_HIGH))
½IS_SPI_CPHA(__CPHA__) (((__CPHA__) == SPI_PHASE_1EDGE) || ((__CPHA__) == SPI_PHASE_2EDGE))
ÅIS_SPI_NSS(__NSS__) (((__NSS__) == SPI_NSS_SOFT) || ((__NSS__) == SPI_NSS_HARD_INPUT) || ((__NSS__) == SPI_NSS_HARD_OUTPUT))
ÎIS_SPI_BAUDRATE_PRESCALER(__PRESCALER__) (((__PRESCALER__) == SPI_BAUDRATEPRESCALER_2) || ((__PRESCALER__) == SPI_BAUDRATEPRESCALER_4) || ((__PRESCALER__) == SPI_BAUDRATEPRESCALER_8) || ((__PRESCALER__) == SPI_BAUDRATEPRESCALER_16) || ((__PRESCALER__) == SPI_BAUDRATEPRESCALER_32) || ((__PRESCALER__) == SPI_BAUDRATEPRESCALER_64) || ((__PRESCALER__) == SPI_BAUDRATEPRESCALER_128) || ((__PRESCALER__) == SPI_BAUDRATEPRESCALER_256))
ÜIS_SPI_FIRST_BIT(__BIT__) (((__BIT__) == SPI_FIRSTBIT_MSB) || ((__BIT__) == SPI_FIRSTBIT_LSB))
äIS_SPI_TIMODE(__MODE__) (((__MODE__) == SPI_TIMODE_DISABLE) || ((__MODE__) == SPI_TIMODE_ENABLE))
ìIS_SPI_CRC_CALCULATION(__CALCULATION__) (((__CALCULATION__) == SPI_CRCCALCULATION_DISABLE) || ((__CALCULATION__) == SPI_CRCCALCULATION_ENABLE))
ôIS_SPI_CRC_POLYNOMIAL(__POLYNOMIAL__) (((__POLYNOMIAL__) >= 0x1U) && ((__POLYNOMIAL__) <= 0xFFFFU) && (((__POLYNOMIAL__)&0x1U) != 0U))
üIS_SPI_DMA_HANDLE(__HANDLE__) ((__HANDLE__) != NULL)
‚IS_SPI_16BIT_ALIGNED_ADDRESS(__DATA__) (((uint32_t)(__DATA__) % 2U) == 0U)

STM32L0xx_HAL_RTC_H 
ö
RTC_HOURFORMAT_24 0x00000000U
÷
RTC_HOURFORMAT_12 RTC_CR_FMT
ÿ
RTC_OUTPUT_DISABLE 0x00000000U
€RTC_OUTPUT_ALARMA RTC_CR_OSEL_0
RTC_OUTPUT_ALARMB RTC_CR_OSEL_1
‚RTC_OUTPUT_WAKEUP RTC_CR_OSEL
ŠRTC_OUTPUT_REMAP_NONE 0x00000000U
‹RTC_OUTPUT_REMAP_POS1 RTC_OR_OUT_RMP
“RTC_OUTPUT_POLARITY_HIGH 0x00000000U
”RTC_OUTPUT_POLARITY_LOW RTC_CR_POL
œRTC_OUTPUT_TYPE_OPENDRAIN 0x00000000U
RTC_OUTPUT_TYPE_PUSHPULL RTC_OR_ALARMOUTTYPE
¥RTC_HOURFORMAT12_AM ((uint8_t)0x00)
¦RTC_HOURFORMAT12_PM ((uint8_t)0x01)
®RTC_DAYLIGHTSAVING_SUB1H RTC_CR_SUB1H
¯RTC_DAYLIGHTSAVING_ADD1H RTC_CR_ADD1H
°RTC_DAYLIGHTSAVING_NONE 0x00000000U
¸RTC_STOREOPERATION_RESET 0x00000000U
¹RTC_STOREOPERATION_SET RTC_CR_BKP
ÁRTC_FORMAT_BIN 0x00000000U
ÂRTC_FORMAT_BCD 0x00000001U
ÊRTC_MONTH_JANUARY ((uint8_t)0x01)
ËRTC_MONTH_FEBRUARY ((uint8_t)0x02)
ÌRTC_MONTH_MARCH ((uint8_t)0x03)
ÍRTC_MONTH_APRIL ((uint8_t)0x04)
ÎRTC_MONTH_MAY ((uint8_t)0x05)
ÏRTC_MONTH_JUNE ((uint8_t)0x06)
ÐRTC_MONTH_JULY ((uint8_t)0x07)
ÑRTC_MONTH_AUGUST ((uint8_t)0x08)
ÒRTC_MONTH_SEPTEMBER ((uint8_t)0x09)
ÓRTC_MONTH_OCTOBER ((uint8_t)0x10)
ÔRTC_MONTH_NOVEMBER ((uint8_t)0x11)
ÕRTC_MONTH_DECEMBER ((uint8_t)0x12)
ÝRTC_WEEKDAY_MONDAY ((uint8_t)0x01)
ÞRTC_WEEKDAY_TUESDAY ((uint8_t)0x02)
ßRTC_WEEKDAY_WEDNESDAY ((uint8_t)0x03)
àRTC_WEEKDAY_THURSDAY ((uint8_t)0x04)
áRTC_WEEKDAY_FRIDAY ((uint8_t)0x05)
âRTC_WEEKDAY_SATURDAY ((uint8_t)0x06)
ãRTC_WEEKDAY_SUNDAY ((uint8_t)0x07)
ëRTC_ALARMDATEWEEKDAYSEL_DATE 0x00000000U
ìRTC_ALARMDATEWEEKDAYSEL_WEEKDAY RTC_ALRMAR_WDSEL
ôRTC_ALARMMASK_NONE 0x00000000U
õRTC_ALARMMASK_DATEWEEKDAY RTC_ALRMAR_MSK4
öRTC_ALARMMASK_HOURS RTC_ALRMAR_MSK3
÷RTC_ALARMMASK_MINUTES RTC_ALRMAR_MSK2
øRTC_ALARMMASK_SECONDS RTC_ALRMAR_MSK1
ùRTC_ALARMMASK_ALL (RTC_ALARMMASK_DATEWEEKDAY | RTC_ALARMMASK_HOURS | RTC_ALARMMASK_MINUTES | RTC_ALARMMASK_SECONDS)
„RTC_ALARM_A RTC_CR_ALRAE
…RTC_ALARM_B RTC_CR_ALRBE
ŽRTC_ALARMSUBSECONDMASK_ALL 0x00000000U
RTC_ALARMSUBSECONDMASK_SS14_1 RTC_ALRMASSR_MASKSS_0
’RTC_ALARMSUBSECONDMASK_SS14_2 RTC_ALRMASSR_MASKSS_1
”RTC_ALARMSUBSECONDMASK_SS14_3 (RTC_ALRMASSR_MASKSS_0 | RTC_ALRMASSR_MASKSS_1)
–RTC_ALARMSUBSECONDMASK_SS14_4 RTC_ALRMASSR_MASKSS_2
˜RTC_ALARMSUBSECONDMASK_SS14_5 (RTC_ALRMASSR_MASKSS_0 | RTC_ALRMASSR_MASKSS_2)
šRTC_ALARMSUBSECONDMASK_SS14_6 (RTC_ALRMASSR_MASKSS_1 | RTC_ALRMASSR_MASKSS_2)
œRTC_ALARMSUBSECONDMASK_SS14_7 (RTC_ALRMASSR_MASKSS_0 | RTC_ALRMASSR_MASKSS_1 | RTC_ALRMASSR_MASKSS_2)
žRTC_ALARMSUBSECONDMASK_SS14_8 RTC_ALRMASSR_MASKSS_3
 RTC_ALARMSUBSECONDMASK_SS14_9 (RTC_ALRMASSR_MASKSS_0 | RTC_ALRMASSR_MASKSS_3)
¢RTC_ALARMSUBSECONDMASK_SS14_10 (RTC_ALRMASSR_MASKSS_1 | RTC_ALRMASSR_MASKSS_3)
¤RTC_ALARMSUBSECONDMASK_SS14_11 (RTC_ALRMASSR_MASKSS_0 | RTC_ALRMASSR_MASKSS_1 | RTC_ALRMASSR_MASKSS_3)
¦RTC_ALARMSUBSECONDMASK_SS14_12 (RTC_ALRMASSR_MASKSS_2 | RTC_ALRMASSR_MASKSS_3)
¨RTC_ALARMSUBSECONDMASK_SS14_13 (RTC_ALRMASSR_MASKSS_0 | RTC_ALRMASSR_MASKSS_2 | RTC_ALRMASSR_MASKSS_3)
ªRTC_ALARMSUBSECONDMASK_SS14 (RTC_ALRMASSR_MASKSS_1 | RTC_ALRMASSR_MASKSS_2 | RTC_ALRMASSR_MASKSS_3)
¬RTC_ALARMSUBSECONDMASK_NONE RTC_ALRMASSR_MASKSS
´RTC_IT_TS RTC_CR_TSIE
µRTC_IT_WUT RTC_CR_WUTIE
¶RTC_IT_ALRB RTC_CR_ALRBIE
·RTC_IT_ALRA RTC_CR_ALRAIE
¿RTC_FLAG_RECALPF RTC_ISR_RECALPF
ÁRTC_FLAG_TAMP3F RTC_ISR_TAMP3F
ÃRTC_FLAG_TAMP2F RTC_ISR_TAMP2F
ÅRTC_FLAG_TAMP1F RTC_ISR_TAMP1F
ÇRTC_FLAG_TSOVF RTC_ISR_TSOVF
ÈRTC_FLAG_TSF RTC_ISR_TSF
ÉRTC_FLAG_WUTF RTC_ISR_WUTF
ÊRTC_FLAG_ALRBF RTC_ISR_ALRBF
ËRTC_FLAG_ALRAF RTC_ISR_ALRAF
ÌRTC_FLAG_INITF RTC_ISR_INITF
ÍRTC_FLAG_RSF RTC_ISR_RSF
ÎRTC_FLAG_INITS RTC_ISR_INITS
ÏRTC_FLAG_SHPF RTC_ISR_SHPF
ÐRTC_FLAG_WUTWF RTC_ISR_WUTWF
ÑRTC_FLAG_ALRBWF RTC_ISR_ALRBWF
ÒRTC_FLAG_ALRAWF RTC_ISR_ALRAWF
ì__HAL_RTC_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_RTC_STATE_RESET)
ô__HAL_RTC_WRITEPROTECTION_DISABLE(__HANDLE__) do { (__HANDLE__)->Instance->WPR = 0xCAU; (__HANDLE__)->Instance->WPR = 0x53U; } while(0U)
þ__HAL_RTC_WRITEPROTECTION_ENABLE(__HANDLE__) do { (__HANDLE__)->Instance->WPR = 0xFFU; } while(0U)
‡__HAL_RTC_IS_CALENDAR_INITIALIZED(__HANDLE__) (((((__HANDLE__)->Instance->ISR) & (RTC_FLAG_INITS)) == RTC_FLAG_INITS) ? 1U : 0U)
Ž__HAL_RTC_ALARMA_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR |= (RTC_CR_ALRAE))
•__HAL_RTC_ALARMA_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR &= ~(RTC_CR_ALRAE))
œ__HAL_RTC_ALARMB_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR |= (RTC_CR_ALRBE))
£__HAL_RTC_ALARMB_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR &= ~(RTC_CR_ALRBE))
®__HAL_RTC_ALARM_ENABLE_IT(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->CR |= (__INTERRUPT__))
¹__HAL_RTC_ALARM_DISABLE_IT(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->CR &= ~(__INTERRUPT__))
Ä__HAL_RTC_ALARM_GET_IT(__HANDLE__,__INTERRUPT__) (((((__HANDLE__)->Instance->ISR) & ((__INTERRUPT__) >> 4U)) != 0U) ? 1U : 0U)
Ñ__HAL_RTC_ALARM_GET_FLAG(__HANDLE__,__FLAG__) (((((__HANDLE__)->Instance->ISR) & (__FLAG__)) != 0U) ? 1U : 0U)
Ü__HAL_RTC_ALARM_CLEAR_FLAG(__HANDLE__,__FLAG__) ((__HANDLE__)->Instance->ISR) = (~((__FLAG__) | RTC_ISR_INIT)|((__HANDLE__)->Instance->ISR & RTC_ISR_INIT))
ç__HAL_RTC_ALARM_GET_IT_SOURCE(__HANDLE__,__INTERRUPT__) (((((__HANDLE__)->Instance->CR) & (__INTERRUPT__)) != 0U) ? 1U : 0U)
í__HAL_RTC_ALARM_EXTI_ENABLE_IT() (EXTI->IMR |= RTC_EXTI_LINE_ALARM_EVENT)
ó__HAL_RTC_ALARM_EXTI_DISABLE_IT() (EXTI->IMR &= ~RTC_EXTI_LINE_ALARM_EVENT)
ù__HAL_RTC_ALARM_EXTI_ENABLE_EVENT() (EXTI->EMR |= RTC_EXTI_LINE_ALARM_EVENT)
ÿ__HAL_RTC_ALARM_EXTI_DISABLE_EVENT() (EXTI->EMR &= ~RTC_EXTI_LINE_ALARM_EVENT)
…__HAL_RTC_ALARM_EXTI_ENABLE_FALLING_EDGE() (EXTI->FTSR |= RTC_EXTI_LINE_ALARM_EVENT)
‹__HAL_RTC_ALARM_EXTI_DISABLE_FALLING_EDGE() (EXTI->FTSR &= ~RTC_EXTI_LINE_ALARM_EVENT)
‘__HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE() (EXTI->RTSR |= RTC_EXTI_LINE_ALARM_EVENT)
—__HAL_RTC_ALARM_EXTI_DISABLE_RISING_EDGE() (EXTI->RTSR &= ~RTC_EXTI_LINE_ALARM_EVENT)
__HAL_RTC_ALARM_EXTI_ENABLE_RISING_FALLING_EDGE() do { __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE(); __HAL_RTC_ALARM_EXTI_ENABLE_FALLING_EDGE(); } while(0U)
¦__HAL_RTC_ALARM_EXTI_DISABLE_RISING_FALLING_EDGE() do { __HAL_RTC_ALARM_EXTI_DISABLE_RISING_EDGE(); __HAL_RTC_ALARM_EXTI_DISABLE_FALLING_EDGE(); } while(0U)
¯__HAL_RTC_ALARM_EXTI_GET_FLAG() (EXTI->PR & RTC_EXTI_LINE_ALARM_EVENT)
µ__HAL_RTC_ALARM_EXTI_CLEAR_FLAG() (EXTI->PR = RTC_EXTI_LINE_ALARM_EVENT)
»__HAL_RTC_ALARM_EXTI_GENERATE_SWIT() (EXTI->SWIER |= RTC_EXTI_LINE_ALARM_EVENT)Á
›RTC_TR_RESERVED_MASK ((uint32_t)(RTC_TR_HT | RTC_TR_HU | RTC_TR_MNT | RTC_TR_MNU | RTC_TR_ST | RTC_TR_SU | RTC_TR_PM))
ŸRTC_DR_RESERVED_MASK ((uint32_t)(RTC_DR_YT | RTC_DR_YU | RTC_DR_MT | RTC_DR_MU | RTC_DR_DT | RTC_DR_DU | RTC_DR_WDU))
£RTC_ISR_RESERVED_MASK ((uint32_t)(RTC_FLAGS_MASK | RTC_ISR_INIT))
¤RTC_INIT_MASK 0xFFFFFFFFU
¥RTC_RSF_MASK ((uint32_t)~(RTC_ISR_INIT | RTC_ISR_RSF))
¦RTC_FLAGS_MASK ((uint32_t)(RTC_FLAG_INITF | RTC_FLAG_INITS | RTC_FLAG_ALRAF | RTC_FLAG_ALRAWF | RTC_FLAG_ALRBF | RTC_FLAG_ALRBWF | RTC_FLAG_WUTF | RTC_FLAG_WUTWF | RTC_FLAG_RECALPF | RTC_FLAG_SHPF | RTC_FLAG_TSF | RTC_FLAG_TSOVF | RTC_FLAG_RSF | RTC_TAMPER_FLAGS_MASK))
®RTC_TIMEOUT_VALUE 1000U
°RTC_EXTI_LINE_ALARM_EVENT EXTI_IMR_IM17
¾IS_RTC_HOUR_FORMAT(FORMAT) (((FORMAT) == RTC_HOURFORMAT_12) || ((FORMAT) == RTC_HOURFORMAT_24))
ÁIS_RTC_OUTPUT(OUTPUT) (((OUTPUT) == RTC_OUTPUT_DISABLE) || ((OUTPUT) == RTC_OUTPUT_ALARMA) || ((OUTPUT) == RTC_OUTPUT_ALARMB) || ((OUTPUT) == RTC_OUTPUT_WAKEUP))
ÆIS_RTC_OUTPUT_REMAP(REMAP) (((REMAP) == RTC_OUTPUT_REMAP_NONE) || ((REMAP) == RTC_OUTPUT_REMAP_POS1))
ÉIS_RTC_OUTPUT_POL(POL) (((POL) == RTC_OUTPUT_POLARITY_HIGH) || ((POL) == RTC_OUTPUT_POLARITY_LOW))
ÌIS_RTC_OUTPUT_TYPE(TYPE) (((TYPE) == RTC_OUTPUT_TYPE_OPENDRAIN) || ((TYPE) == RTC_OUTPUT_TYPE_PUSHPULL))
ÏIS_RTC_ASYNCH_PREDIV(PREDIV) ((PREDIV) <= 0x7FU)
ÐIS_RTC_SYNCH_PREDIV(PREDIV) ((PREDIV) <= 0x7FFFU)
ÒIS_RTC_HOUR12(HOUR) (((HOUR) > 0U) && ((HOUR) <= 12U))
ÓIS_RTC_HOUR24(HOUR) ((HOUR) <= 23U)
ÔIS_RTC_MINUTES(MINUTES) ((MINUTES) <= 59U)
ÕIS_RTC_SECONDS(SECONDS) ((SECONDS) <= 59U)
×IS_RTC_HOURFORMAT12(PM) (((PM) == RTC_HOURFORMAT12_AM) || ((PM) == RTC_HOURFORMAT12_PM))
ÚIS_RTC_DAYLIGHT_SAVING(SAVE) (((SAVE) == RTC_DAYLIGHTSAVING_SUB1H) || ((SAVE) == RTC_DAYLIGHTSAVING_ADD1H) || ((SAVE) == RTC_DAYLIGHTSAVING_NONE))
ÞIS_RTC_STORE_OPERATION(OPERATION) (((OPERATION) == RTC_STOREOPERATION_RESET) || ((OPERATION) == RTC_STOREOPERATION_SET))
áIS_RTC_FORMAT(FORMAT) (((FORMAT) == RTC_FORMAT_BIN) || ((FORMAT) == RTC_FORMAT_BCD))
ãIS_RTC_YEAR(YEAR) ((YEAR) <= 99U)
äIS_RTC_MONTH(MONTH) (((MONTH) >= 1U) && ((MONTH) <= 12U))
åIS_RTC_DATE(DATE) (((DATE) >= 1U) && ((DATE) <= 31U))
çIS_RTC_WEEKDAY(WEEKDAY) (((WEEKDAY) == RTC_WEEKDAY_MONDAY) || ((WEEKDAY) == RTC_WEEKDAY_TUESDAY) || ((WEEKDAY) == RTC_WEEKDAY_WEDNESDAY) || ((WEEKDAY) == RTC_WEEKDAY_THURSDAY) || ((WEEKDAY) == RTC_WEEKDAY_FRIDAY) || ((WEEKDAY) == RTC_WEEKDAY_SATURDAY) || ((WEEKDAY) == RTC_WEEKDAY_SUNDAY))
ïIS_RTC_ALARM_DATE_WEEKDAY_DATE(DATE) (((DATE) > 0U) && ((DATE) <= 31U))
ñIS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(WEEKDAY) (((WEEKDAY) == RTC_WEEKDAY_MONDAY) || ((WEEKDAY) == RTC_WEEKDAY_TUESDAY) || ((WEEKDAY) == RTC_WEEKDAY_WEDNESDAY) || ((WEEKDAY) == RTC_WEEKDAY_THURSDAY) || ((WEEKDAY) == RTC_WEEKDAY_FRIDAY) || ((WEEKDAY) == RTC_WEEKDAY_SATURDAY) || ((WEEKDAY) == RTC_WEEKDAY_SUNDAY))
ùIS_RTC_ALARM_DATE_WEEKDAY_SEL(SEL) (((SEL) == RTC_ALARMDATEWEEKDAYSEL_DATE) || ((SEL) == RTC_ALARMDATEWEEKDAYSEL_WEEKDAY))
üIS_RTC_ALARM_MASK(MASK) (((MASK) & ((uint32_t)~RTC_ALARMMASK_ALL)) == 0U)
þIS_RTC_ALARM(ALARM) (((ALARM) == RTC_ALARM_A) || ((ALARM) == RTC_ALARM_B))
€IS_RTC_ALARM_SUB_SECOND_VALUE(VALUE) ((VALUE) <= RTC_ALRMASSR_SS)
‚IS_RTC_ALARM_SUB_SECOND_MASK(MASK) (((MASK) == RTC_ALARMSUBSECONDMASK_ALL) || ((MASK) == RTC_ALARMSUBSECONDMASK_SS14_1) || ((MASK) == RTC_ALARMSUBSECONDMASK_SS14_2) || ((MASK) == RTC_ALARMSUBSECONDMASK_SS14_3) || ((MASK) == RTC_ALARMSUBSECONDMASK_SS14_4) || ((MASK) == RTC_ALARMSUBSECONDMASK_SS14_5) || ((MASK) == RTC_ALARMSUBSECONDMASK_SS14_6) || ((MASK) == RTC_ALARMSUBSECONDMASK_SS14_7) || ((MASK) == RTC_ALARMSUBSECONDMASK_SS14_8) || ((MASK) == RTC_ALARMSUBSECONDMASK_SS14_9) || ((MASK) == RTC_ALARMSUBSECONDMASK_SS14_10) || ((MASK) == RTC_ALARMSUBSECONDMASK_SS14_11) || ((MASK) == RTC_ALARMSUBSECONDMASK_SS14_12) || ((MASK) == RTC_ALARMSUBSECONDMASK_SS14_13) || ((MASK) == RTC_ALARMSUBSECONDMASK_SS14) || ((MASK) == RTC_ALARMSUBSECONDMASK_NONE))

STM32L0xx_HAL_LPTIM_H 
,LPTIM_EXTI_LINE_WAKEUPTIMER_EVENT EXTI_IMR_IM29
Ä
LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC 0x00000000U
Å
LPTIM_CLOCKSOURCE_ULPTIM LPTIM_CFGR_CKSEL
Í
LPTIM_PRESCALER_DIV1 0x00000000U
Î
LPTIM_PRESCALER_DIV2 LPTIM_CFGR_PRESC_0
Ï
LPTIM_PRESCALER_DIV4 LPTIM_CFGR_PRESC_1
Ð
LPTIM_PRESCALER_DIV8 (LPTIM_CFGR_PRESC_0 | LPTIM_CFGR_PRESC_1)
Ñ
LPTIM_PRESCALER_DIV16 LPTIM_CFGR_PRESC_2
Ò
LPTIM_PRESCALER_DIV32 (LPTIM_CFGR_PRESC_0 | LPTIM_CFGR_PRESC_2)
Ó
LPTIM_PRESCALER_DIV64 (LPTIM_CFGR_PRESC_1 | LPTIM_CFGR_PRESC_2)
Ô
LPTIM_PRESCALER_DIV128 LPTIM_CFGR_PRESC
Ý
LPTIM_OUTPUTPOLARITY_HIGH 0x00000000U
Þ
LPTIM_OUTPUTPOLARITY_LOW LPTIM_CFGR_WAVPOL
æ
LPTIM_CLOCKSAMPLETIME_DIRECTTRANSITION 0x00000000U
ç
LPTIM_CLOCKSAMPLETIME_2TRANSITIONS LPTIM_CFGR_CKFLT_0
è
LPTIM_CLOCKSAMPLETIME_4TRANSITIONS LPTIM_CFGR_CKFLT_1
é
LPTIM_CLOCKSAMPLETIME_8TRANSITIONS LPTIM_CFGR_CKFLT
ñ
LPTIM_CLOCKPOLARITY_RISING 0x00000000U
ò
LPTIM_CLOCKPOLARITY_FALLING LPTIM_CFGR_CKPOL_0
ó
LPTIM_CLOCKPOLARITY_RISING_FALLING LPTIM_CFGR_CKPOL_1
û
LPTIM_TRIGSOURCE_SOFTWARE 0x0000FFFFU
ü
LPTIM_TRIGSOURCE_0 0x00000000U
ý
LPTIM_TRIGSOURCE_1 LPTIM_CFGR_TRIGSEL_0
þ
LPTIM_TRIGSOURCE_2 LPTIM_CFGR_TRIGSEL_1
ÿ
LPTIM_TRIGSOURCE_3 (LPTIM_CFGR_TRIGSEL_0 | LPTIM_CFGR_TRIGSEL_1)
€LPTIM_TRIGSOURCE_4 LPTIM_CFGR_TRIGSEL_2
LPTIM_TRIGSOURCE_5 (LPTIM_CFGR_TRIGSEL_0 | LPTIM_CFGR_TRIGSEL_2)
‚LPTIM_TRIGSOURCE_6 (LPTIM_CFGR_TRIGSEL_1 | LPTIM_CFGR_TRIGSEL_2)
ƒLPTIM_TRIGSOURCE_7 LPTIM_CFGR_TRIGSEL
‹LPTIM_ACTIVEEDGE_RISING LPTIM_CFGR_TRIGEN_0
ŒLPTIM_ACTIVEEDGE_FALLING LPTIM_CFGR_TRIGEN_1
LPTIM_ACTIVEEDGE_RISING_FALLING LPTIM_CFGR_TRIGEN
•LPTIM_TRIGSAMPLETIME_DIRECTTRANSITION 0x00000000U
–LPTIM_TRIGSAMPLETIME_2TRANSITIONS LPTIM_CFGR_TRGFLT_0
—LPTIM_TRIGSAMPLETIME_4TRANSITIONS LPTIM_CFGR_TRGFLT_1
˜LPTIM_TRIGSAMPLETIME_8TRANSITIONS LPTIM_CFGR_TRGFLT
¡LPTIM_UPDATE_IMMEDIATE 0x00000000U
¢LPTIM_UPDATE_ENDOFPERIOD LPTIM_CFGR_PRELOAD
«LPTIM_COUNTERSOURCE_INTERNAL 0x00000000U
¬LPTIM_COUNTERSOURCE_EXTERNAL LPTIM_CFGR_COUNTMODE
µLPTIM_FLAG_DOWN LPTIM_ISR_DOWN
¶LPTIM_FLAG_UP LPTIM_ISR_UP
·LPTIM_FLAG_ARROK LPTIM_ISR_ARROK
¸LPTIM_FLAG_CMPOK LPTIM_ISR_CMPOK
¹LPTIM_FLAG_EXTTRIG LPTIM_ISR_EXTTRIG
ºLPTIM_FLAG_ARRM LPTIM_ISR_ARRM
»LPTIM_FLAG_CMPM LPTIM_ISR_CMPM
ÃLPTIM_IT_DOWN LPTIM_IER_DOWNIE
ÄLPTIM_IT_UP LPTIM_IER_UPIE
ÅLPTIM_IT_ARROK LPTIM_IER_ARROKIE
ÆLPTIM_IT_CMPOK LPTIM_IER_CMPOKIE
ÇLPTIM_IT_EXTTRIG LPTIM_IER_EXTTRIGIE
ÈLPTIM_IT_ARRM LPTIM_IER_ARRMIE
ÉLPTIM_IT_CMPM LPTIM_IER_CMPMIE
â__HAL_LPTIM_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_LPTIM_STATE_RESET)
ê__HAL_LPTIM_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR |= (LPTIM_CR_ENABLE))
ö__HAL_LPTIM_DISABLE(__HANDLE__) LPTIM_Disable(__HANDLE__)
ý__HAL_LPTIM_START_CONTINUOUS(__HANDLE__) ((__HANDLE__)->Instance->CR |= LPTIM_CR_CNTSTRT)
ƒ__HAL_LPTIM_START_SINGLE(__HANDLE__) ((__HANDLE__)->Instance->CR |= LPTIM_CR_SNGSTRT)
Œ__HAL_LPTIM_AUTORELOAD_SET(__HANDLE__,__VALUE__) ((__HANDLE__)->Instance->ARR = (__VALUE__))
•__HAL_LPTIM_COMPARE_SET(__HANDLE__,__VALUE__) ((__HANDLE__)->Instance->CMP = (__VALUE__))
¥__HAL_LPTIM_GET_FLAG(__HANDLE__,__FLAG__) (((__HANDLE__)->Instance->ISR &(__FLAG__)) == (__FLAG__))
µ__HAL_LPTIM_CLEAR_FLAG(__HANDLE__,__FLAG__) ((__HANDLE__)->Instance->ICR = (__FLAG__))
Æ__HAL_LPTIM_ENABLE_IT(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->IER |= (__INTERRUPT__))
×__HAL_LPTIM_DISABLE_IT(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->IER &= (~(__INTERRUPT__)))
è__HAL_LPTIM_GET_IT_SOURCE(__HANDLE__,__INTERRUPT__) ((((__HANDLE__)->Instance->IER & (__INTERRUPT__)) == (__INTERRUPT__)) ? SET : RESET)
ï__HAL_LPTIM_WAKEUPTIMER_EXTI_ENABLE_IT() (EXTI->IMR |= LPTIM_EXTI_LINE_WAKEUPTIMER_EVENT)
ö__HAL_LPTIM_WAKEUPTIMER_EXTI_DISABLE_IT() (EXTI->IMR &= ~(LPTIM_EXTI_LINE_WAKEUPTIMER_EVENT))
ý__HAL_LPTIM_WAKEUPTIMER_EXTI_ENABLE_EVENT() (EXTI->EMR |= LPTIM_EXTI_LINE_WAKEUPTIMER_EVENT)
„__HAL_LPTIM_WAKEUPTIMER_EXTI_DISABLE_EVENT() (EXTI->EMR &= ~(LPTIM_EXTI_LINE_WAKEUPTIMER_EVENT))
«IS_LPTIM_CLOCK_SOURCE(__SOURCE__) (((__SOURCE__) == LPTIM_CLOCKSOURCE_ULPTIM) || ((__SOURCE__) == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC))
¯IS_LPTIM_CLOCK_PRESCALER(__PRESCALER__) (((__PRESCALER__) == LPTIM_PRESCALER_DIV1 ) || ((__PRESCALER__) == LPTIM_PRESCALER_DIV2 ) || ((__PRESCALER__) == LPTIM_PRESCALER_DIV4 ) || ((__PRESCALER__) == LPTIM_PRESCALER_DIV8 ) || ((__PRESCALER__) == LPTIM_PRESCALER_DIV16 ) || ((__PRESCALER__) == LPTIM_PRESCALER_DIV32 ) || ((__PRESCALER__) == LPTIM_PRESCALER_DIV64 ) || ((__PRESCALER__) == LPTIM_PRESCALER_DIV128))
¸IS_LPTIM_CLOCK_PRESCALERDIV1(__PRESCALER__) ((__PRESCALER__) == LPTIM_PRESCALER_DIV1)
ºIS_LPTIM_OUTPUT_POLARITY(__POLARITY__) (((__POLARITY__) == LPTIM_OUTPUTPOLARITY_LOW ) || ((__POLARITY__) == LPTIM_OUTPUTPOLARITY_HIGH))
½IS_LPTIM_CLOCK_SAMPLE_TIME(__SAMPLETIME__) (((__SAMPLETIME__) == LPTIM_CLOCKSAMPLETIME_DIRECTTRANSITION) || ((__SAMPLETIME__) == LPTIM_CLOCKSAMPLETIME_2TRANSITIONS) || ((__SAMPLETIME__) == LPTIM_CLOCKSAMPLETIME_4TRANSITIONS) || ((__SAMPLETIME__) == LPTIM_CLOCKSAMPLETIME_8TRANSITIONS))
ÂIS_LPTIM_CLOCK_POLARITY(__POLARITY__) (((__POLARITY__) == LPTIM_CLOCKPOLARITY_RISING) || ((__POLARITY__) == LPTIM_CLOCKPOLARITY_FALLING) || ((__POLARITY__) == LPTIM_CLOCKPOLARITY_RISING_FALLING))
ÆIS_LPTIM_TRG_SOURCE(__TRIG__) (((__TRIG__) == LPTIM_TRIGSOURCE_SOFTWARE) || ((__TRIG__) == LPTIM_TRIGSOURCE_0) || ((__TRIG__) == LPTIM_TRIGSOURCE_1) || ((__TRIG__) == LPTIM_TRIGSOURCE_2) || ((__TRIG__) == LPTIM_TRIGSOURCE_3) || ((__TRIG__) == LPTIM_TRIGSOURCE_4) || ((__TRIG__) == LPTIM_TRIGSOURCE_5) || ((__TRIG__) == LPTIM_TRIGSOURCE_6) || ((__TRIG__) == LPTIM_TRIGSOURCE_7))
ÐIS_LPTIM_EXT_TRG_POLARITY(__POLARITY__) (((__POLARITY__) == LPTIM_ACTIVEEDGE_RISING ) || ((__POLARITY__) == LPTIM_ACTIVEEDGE_FALLING ) || ((__POLARITY__) == LPTIM_ACTIVEEDGE_RISING_FALLING ))
ÔIS_LPTIM_TRIG_SAMPLE_TIME(__SAMPLETIME__) (((__SAMPLETIME__) == LPTIM_TRIGSAMPLETIME_DIRECTTRANSITION) || ((__SAMPLETIME__) == LPTIM_TRIGSAMPLETIME_2TRANSITIONS ) || ((__SAMPLETIME__) == LPTIM_TRIGSAMPLETIME_4TRANSITIONS ) || ((__SAMPLETIME__) == LPTIM_TRIGSAMPLETIME_8TRANSITIONS ))
ÙIS_LPTIM_UPDATE_MODE(__MODE__) (((__MODE__) == LPTIM_UPDATE_IMMEDIATE) || ((__MODE__) == LPTIM_UPDATE_ENDOFPERIOD))
ÜIS_LPTIM_COUNTER_SOURCE(__SOURCE__) (((__SOURCE__) == LPTIM_COUNTERSOURCE_INTERNAL) || ((__SOURCE__) == LPTIM_COUNTERSOURCE_EXTERNAL))
ßIS_LPTIM_AUTORELOAD(__AUTORELOAD__) ((0x00000001UL <= (__AUTORELOAD__)) && ((__AUTORELOAD__) <= 0x0000FFFFUL))
âIS_LPTIM_COMPARE(__COMPARE__) ((__COMPARE__) <= 0x0000FFFFUL)
äIS_LPTIM_PERIOD(__PERIOD__) ((0x00000001UL <= (__PERIOD__)) && ((__PERIOD__) <= 0x0000FFFFUL))
çIS_LPTIM_PULSE(__PULSE__) ((__PULSE__) <= 0x0000FFFFUL)

__STM32L0xx_HAL_FLASH_EX_H 
)FLASH_NBPAGES_MAX (FLASH_SIZE / FLASH_PAGE_SIZE)
+WRP_MASK_LOW (0x0000FFFFU)
,WRP_MASK_HIGH (0xFFFF0000U)
6IS_FLASH_TYPEERASE(__VALUE__) (((__VALUE__) == FLASH_TYPEERASE_PAGES))
8IS_OPTIONBYTE(__VALUE__) (((__VALUE__) <= (OPTIONBYTE_WRP | OPTIONBYTE_RDP | OPTIONBYTE_USER | OPTIONBYTE_BOR | OPTIONBYTE_BOOT_BIT1)))
;IS_WRPSTATE(__VALUE__) (((__VALUE__) == OB_WRPSTATE_DISABLE) || ((__VALUE__) == OB_WRPSTATE_ENABLE))
>IS_OB_WRP(__PAGE__) (((__PAGE__) != 0x0000000U))
@IS_OB_RDP(__LEVEL__) (((__LEVEL__) == OB_RDP_LEVEL_0) || ((__LEVEL__) == OB_RDP_LEVEL_1) || ((__LEVEL__) == OB_RDP_LEVEL_2))
DIS_OB_BOR_LEVEL(__LEVEL__) (((__LEVEL__) == OB_BOR_OFF) || ((__LEVEL__) == OB_BOR_LEVEL1) || ((__LEVEL__) == OB_BOR_LEVEL2) || ((__LEVEL__) == OB_BOR_LEVEL3) || ((__LEVEL__) == OB_BOR_LEVEL4) || ((__LEVEL__) == OB_BOR_LEVEL5))
KIS_OB_IWDG_SOURCE(__SOURCE__) (((__SOURCE__) == OB_IWDG_SW) || ((__SOURCE__) == OB_IWDG_HW))
MIS_OB_STOP_SOURCE(__SOURCE__) (((__SOURCE__) == OB_STOP_NORST) || ((__SOURCE__) == OB_STOP_RST))
OIS_OB_STDBY_SOURCE(__SOURCE__) (((__SOURCE__) == OB_STDBY_NORST) || ((__SOURCE__) == OB_STDBY_RST))
SIS_OBEX(__VALUE__) (((__VALUE__) <= (OPTIONBYTE_PCROP | OPTIONBYTE_BOOTCONFIG)) && ((__VALUE__) != 0U))
aIS_PCROPSTATE(__VALUE__) (((__VALUE__) == OB_PCROP_STATE_DISABLE) || ((__VALUE__) == OB_PCROP_STATE_ENABLE))
dIS_OB_PCROP(__PAGE__) (((__PAGE__) != 0x0000000U))
iIS_OB_BOOT_BANK(__BANK__) (((__BANK__) == OB_BOOT_BANK2) || ((__BANK__) == OB_BOOT_BANK1))
mIS_OB_BOOT1(__BOOT_BIT1__) (((__BOOT_BIT1__) == OB_BOOT_BIT1_RESET) || ((__BOOT_BIT1__) == OB_BOOT_BIT1_SET))
nIS_TYPEPROGRAMDATA(__VALUE__) (((__VALUE__) == FLASH_TYPEPROGRAMDATA_BYTE) || ((__VALUE__) == FLASH_TYPEPROGRAMDATA_HALFWORD) || ((__VALUE__) == FLASH_TYPEPROGRAMDATA_WORD))
tIS_FLASH_DATA_ADDRESS(__ADDRESS__) (((__ADDRESS__) >= DATA_EEPROM_BASE) && ((__ADDRESS__) <= DATA_EEPROM_BANK2_END))
uIS_FLASH_DATA_BANK1_ADDRESS(__ADDRESS__) (((__ADDRESS__) >= DATA_EEPROM_BASE) && ((__ADDRESS__) <= DATA_EEPROM_BANK1_END))
vIS_FLASH_DATA_BANK2_ADDRESS(__ADDRESS__) (((__ADDRESS__) >= DATA_EEPROM_BANK2_BASE) && ((__ADDRESS__) <= DATA_EEPROM_BANK2_END))
wIS_FLASH_PROGRAM_ADDRESS(__ADDRESS__) (((__ADDRESS__) >= FLASH_BASE) && ((__ADDRESS__) < (FLASH_BASE + FLASH_SIZE)))
xIS_FLASH_PROGRAM_BANK1_ADDRESS(__ADDRESS__) (((__ADDRESS__) >= FLASH_BASE) && ((__ADDRESS__) < (FLASH_BASE + (FLASH_SIZE >> 1))))
yIS_FLASH_PROGRAM_BANK2_ADDRESS(__ADDRESS__) (((__ADDRESS__) >= FLASH_BANK2_BASE) && ((__ADDRESS__) < (FLASH_BASE + FLASH_SIZE)))
IS_NBPAGES(__PAGES__) (((__PAGES__) >= 1) && ((__PAGES__) <= FLASH_NBPAGES_MAX))
ñ
FLASH_TYPEERASE_PAGES (0x00U)
ú
OPTIONBYTE_WRP (0x01U)
û
OPTIONBYTE_RDP (0x02U)
ü
OPTIONBYTE_USER (0x04U)
ý
OPTIONBYTE_BOR (0x08U)
þ
OPTIONBYTE_BOOT_BIT1 (0x10U)
‡OB_WRPSTATE_DISABLE (0x00U)
ˆOB_WRPSTATE_ENABLE (0x01U)
»OB_WRP_Pages0to31 (0x00000001U)
¼OB_WRP_Pages32to63 (0x00000002U)
½OB_WRP_Pages64to95 (0x00000004U)
¾OB_WRP_Pages96to127 (0x00000008U)
¿OB_WRP_Pages128to159 (0x00000010U)
ÀOB_WRP_Pages160to191 (0x00000020U)
ÁOB_WRP_Pages192to223 (0x00000040U)
ÂOB_WRP_Pages224to255 (0x00000080U)
ÃOB_WRP_Pages256to287 (0x00000100U)
ÄOB_WRP_Pages288to319 (0x00000200U)
ÅOB_WRP_Pages320to351 (0x00000400U)
ÆOB_WRP_Pages352to383 (0x00000800U)
ÇOB_WRP_Pages384to415 (0x00001000U)
ÈOB_WRP_Pages416to447 (0x00002000U)
ÉOB_WRP_Pages448to479 (0x00004000U)
ÊOB_WRP_Pages480to511 (0x00008000U)
ËOB_WRP_Pages512to543 (0x00010000U)
ÌOB_WRP_Pages544to575 (0x00020000U)
ÍOB_WRP_Pages576to607 (0x00040000U)
ÎOB_WRP_Pages608to639 (0x00080000U)
ÏOB_WRP_Pages640to671 (0x00100000U)
ÐOB_WRP_Pages672to703 (0x00200000U)
ÑOB_WRP_Pages704to735 (0x00400000U)
ÒOB_WRP_Pages736to767 (0x00800000U)
ÓOB_WRP_Pages768to799 (0x01000000U)
ÔOB_WRP_Pages800to831 (0x02000000U)
ÕOB_WRP_Pages832to863 (0x04000000U)
ÖOB_WRP_Pages864to895 (0x08000000U)
×OB_WRP_Pages896to927 (0x10000000U)
ØOB_WRP_Pages928to959 (0x20000000U)
ÙOB_WRP_Pages960to991 (0x40000000U)
ÚOB_WRP_Pages992to1023 (0x80000000U)
ÛOB_WRP_AllPages (0xFFFFFFFFU)
ãOB_WRP2_Pages1024to1055 (0x00000001U)
äOB_WRP2_Pages1056to1087 (0x00000002U)
åOB_WRP2_Pages1088to1119 (0x00000004U)
æOB_WRP2_Pages1120to1151 (0x00000008U)
çOB_WRP2_Pages1152to1183 (0x00000010U)
èOB_WRP2_Pages1184to1215 (0x00000020U)
éOB_WRP2_Pages1216to1247 (0x00000040U)
êOB_WRP2_Pages1248to1279 (0x00000080U)
ëOB_WRP2_Pages1280to1311 (0x00000100U)
ìOB_WRP2_Pages1312to1343 (0x00000200U)
íOB_WRP2_Pages1344to1375 (0x00000400U)
îOB_WRP2_Pages1376to1407 (0x00000800U)
ïOB_WRP2_Pages1408to1439 (0x00001000U)
ðOB_WRP2_Pages1440to1471 (0x00002000U)
ñOB_WRP2_Pages1472to1503 (0x00004000U)
òOB_WRP2_Pages1504to1535 (0x00008000U)
óOB_WRP2_AllPages (0x0000FFFFU)
üOB_RDP_LEVEL_0 ((uint8_t)0xAA)
ýOB_RDP_LEVEL_1 ((uint8_t)0xBB)
þOB_RDP_LEVEL_2 ((uint8_t)0xCC)
‰OB_BOR_OFF ((uint8_t)0x00)
‹OB_BOR_LEVEL1 ((uint8_t)0x08)
ŒOB_BOR_LEVEL2 ((uint8_t)0x09)
OB_BOR_LEVEL3 ((uint8_t)0x0A)
ŽOB_BOR_LEVEL4 ((uint8_t)0x0B)
OB_BOR_LEVEL5 ((uint8_t)0x0C)
™OB_IWDG_SW ((uint8_t)0x10)
šOB_IWDG_HW ((uint8_t)0x00)
¤OB_STOP_NORST ((uint8_t)0x20)
¥OB_STOP_RST ((uint8_t)0x00)
®OB_STDBY_NORST ((uint8_t)0x40)
¯OB_STDBY_RST ((uint8_t)0x00)
»OPTIONBYTE_PCROP (0x01U)
ÉOPTIONBYTE_BOOTCONFIG (0x02U)
ÖOB_PCROP_STATE_DISABLE (0x00U)
×OB_PCROP_STATE_ENABLE (0x01U)
àOB_PCROP_DESELECTED ((uint16_t)0x0000)
áOB_PCROP_SELECTED ((uint16_t)FLASH_OPTR_WPRMOD)
–OB_PCROP_Pages0to31 (0x00000001U)
—OB_PCROP_Pages32to63 (0x00000002U)
˜OB_PCROP_Pages64to95 (0x00000004U)
™OB_PCROP_Pages96to127 (0x00000008U)
šOB_PCROP_Pages128to159 (0x00000010U)
›OB_PCROP_Pages160to191 (0x00000020U)
œOB_PCROP_Pages192to223 (0x00000040U)
OB_PCROP_Pages224to255 (0x00000080U)
žOB_PCROP_Pages256to287 (0x00000100U)
ŸOB_PCROP_Pages288to319 (0x00000200U)
 OB_PCROP_Pages320to351 (0x00000400U)
¡OB_PCROP_Pages352to383 (0x00000800U)
¢OB_PCROP_Pages384to415 (0x00001000U)
£OB_PCROP_Pages416to447 (0x00002000U)
¤OB_PCROP_Pages448to479 (0x00004000U)
¥OB_PCROP_Pages480to511 (0x00008000U)
¦OB_PCROP_Pages512to543 (0x00010000U)
§OB_PCROP_Pages544to575 (0x00020000U)
¨OB_PCROP_Pages576to607 (0x00040000U)
©OB_PCROP_Pages608to639 (0x00080000U)
ªOB_PCROP_Pages640to671 (0x00100000U)
«OB_PCROP_Pages672to703 (0x00200000U)
¬OB_PCROP_Pages704to735 (0x00400000U)
­OB_PCROP_Pages736to767 (0x00800000U)
®OB_PCROP_Pages768to799 (0x01000000U)
¯OB_PCROP_Pages800to831 (0x02000000U)
°OB_PCROP_Pages832to863 (0x04000000U)
±OB_PCROP_Pages864to895 (0x08000000U)
²OB_PCROP_Pages896to927 (0x10000000U)
³OB_PCROP_Pages928to959 (0x20000000U)
´OB_PCROP_Pages960to991 (0x40000000U)
µOB_PCROP_Pages992to1023 (0x80000000U)
¶OB_PCROP_AllPages (0xFFFFFFFFU)
¾OB_PCROP2_Pages1024to1055 (0x00000001U)
¿OB_PCROP2_Pages1056to1087 (0x00000002U)
ÀOB_PCROP2_Pages1088to1119 (0x00000004U)
ÁOB_PCROP2_Pages1120to1151 (0x00000008U)
ÂOB_PCROP2_Pages1152to1183 (0x00000010U)
ÃOB_PCROP2_Pages1184to1215 (0x00000020U)
ÄOB_PCROP2_Pages1216to1247 (0x00000040U)
ÅOB_PCROP2_Pages1248to1279 (0x00000080U)
ÆOB_PCROP2_Pages1280to1311 (0x00000100U)
ÇOB_PCROP2_Pages1312to1343 (0x00000200U)
ÈOB_PCROP2_Pages1344to1375 (0x00000400U)
ÉOB_PCROP2_Pages1376to1407 (0x00000800U)
ÊOB_PCROP2_Pages1408to1439 (0x00001000U)
ËOB_PCROP2_Pages1440to1471 (0x00002000U)
ÌOB_PCROP2_Pages1472to1503 (0x00004000U)
ÍOB_PCROP2_Pages1504to1535 (0x00008000U)
ÎOB_PCROP2_AllPages (0x0000FFFFU)
×OB_BOOT_BIT1_RESET (uint8_t)(0x00)
ØOB_BOOT_BIT1_SET (uint8_t)(0x01)
àFLASH_TYPEPROGRAMDATA_BYTE (0x00U)
áFLASH_TYPEPROGRAMDATA_HALFWORD (0x01U)
âFLASH_TYPEPROGRAMDATA_WORD (0x02U)
îOB_BOOT_BANK1 ((uint8_t)0x00)
ðOB_BOOT_BANK2 ((uint8_t)(FLASH_OPTR_BFB2 >> 16))
Š__HAL_FLASH_SET_LATENCY(__LATENCY__) MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(__LATENCY__))
”__HAL_FLASH_GET_LATENCY() (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY))
š__HAL_FLASH_PREFETCH_BUFFER_ENABLE() SET_BIT((FLASH->ACR), FLASH_ACR_PRFTEN)
 __HAL_FLASH_PREFETCH_BUFFER_DISABLE() CLEAR_BIT((FLASH->ACR), FLASH_ACR_PRFTEN)
¦__HAL_FLASH_BUFFER_CACHE_ENABLE() CLEAR_BIT((FLASH->ACR), FLASH_ACR_DISAB_BUF)
¬__HAL_FLASH_BUFFER_CACHE_DISABLE() SET_BIT((FLASH->ACR), FLASH_ACR_DISAB_BUF)
²__HAL_FLASH_PREREAD_BUFFER_ENABLE() SET_BIT((FLASH->ACR), FLASH_ACR_PRE_READ)
¸__HAL_FLASH_PREREAD_BUFFER_DISABLE() CLEAR_BIT((FLASH->ACR), FLASH_ACR_PRE_READ)
¾__HAL_FLASH_SLEEP_POWERDOWN_ENABLE() SET_BIT(FLASH->ACR, FLASH_ACR_SLEEP_PD)
Ä__HAL_FLASH_SLEEP_POWERDOWN_DISABLE() CLEAR_BIT(FLASH->ACR, FLASH_ACR_SLEEP_PD)
Ë__HAL_FLASH_POWER_DOWN_ENABLE() do { FLASH->PDKEYR = FLASH_PDKEY1; FLASH->PDKEYR = FLASH_PDKEY2; SET_BIT((FLASH->ACR), FLASH_ACR_RUN_PD); } while (0)
Õ__HAL_FLASH_POWER_DOWN_DISABLE() do { FLASH->PDKEYR = FLASH_PDKEY1; FLASH->PDKEYR = FLASH_PDKEY2; CLEAR_BIT((FLASH->ACR), FLASH_ACR_RUN_PD); } while (0)

__STM32L0xx_HAL_ADC_H 
å
HAL_ADC_STATE_RESET (0x00000000U)
æ
HAL_ADC_STATE_READY (0x00000001U)
ç
HAL_ADC_STATE_BUSY_INTERNAL (0x00000002U)
è
HAL_ADC_STATE_TIMEOUT (0x00000004U)
ë
HAL_ADC_STATE_ERROR_INTERNAL (0x00000010U)
ì
HAL_ADC_STATE_ERROR_CONFIG (0x00000020U)
í
HAL_ADC_STATE_ERROR_DMA (0x00000040U)
ð
HAL_ADC_STATE_REG_BUSY (0x00000100U)
ò
HAL_ADC_STATE_REG_EOC (0x00000200U)
ó
HAL_ADC_STATE_REG_OVR (0x00000400U)
ô
HAL_ADC_STATE_REG_EOSMP (0x00000800U)
÷
HAL_ADC_STATE_INJ_BUSY (0x00001000U)
ù
HAL_ADC_STATE_INJ_EOC (0x00002000U)
ú
HAL_ADC_STATE_INJ_JQOVF (0x00004000U)
ý
HAL_ADC_STATE_AWD1 (0x00010000U)
þ
HAL_ADC_STATE_AWD2 (0x00020000U)
ÿ
HAL_ADC_STATE_AWD3 (0x00040000U)
‚HAL_ADC_STATE_MULTIMODE_SLAVE (0x00100000U)
ÆHAL_ADC_ERROR_NONE (0x00U)
ÇHAL_ADC_ERROR_INTERNAL (0x01U)
ÉHAL_ADC_ERROR_OVR (0x02U)
ÊHAL_ADC_ERROR_DMA (0x04U)
ÜADC_ENABLE_TIMEOUT 10U
ÝADC_DISABLE_TIMEOUT 10U
ÞADC_STOP_CONVERSION_TIMEOUT 10U
âADC_DELAY_10US_MIN_CPU_CYCLES 1800U
êADC_CLOCK_ASYNC_DIV1 (0x00000000U)
ëADC_CLOCK_ASYNC_DIV2 (ADC_CCR_PRESC_0)
ìADC_CLOCK_ASYNC_DIV4 (ADC_CCR_PRESC_1)
íADC_CLOCK_ASYNC_DIV6 (ADC_CCR_PRESC_1 | ADC_CCR_PRESC_0)
îADC_CLOCK_ASYNC_DIV8 (ADC_CCR_PRESC_2)
ïADC_CLOCK_ASYNC_DIV10 (ADC_CCR_PRESC_2 | ADC_CCR_PRESC_0)
ðADC_CLOCK_ASYNC_DIV12 (ADC_CCR_PRESC_2 | ADC_CCR_PRESC_1)
ñADC_CLOCK_ASYNC_DIV16 (ADC_CCR_PRESC_2 | ADC_CCR_PRESC_1 | ADC_CCR_PRESC_0)
òADC_CLOCK_ASYNC_DIV32 (ADC_CCR_PRESC_3)
óADC_CLOCK_ASYNC_DIV64 (ADC_CCR_PRESC_3 | ADC_CCR_PRESC_0)
ôADC_CLOCK_ASYNC_DIV128 (ADC_CCR_PRESC_3 | ADC_CCR_PRESC_1)
õADC_CLOCK_ASYNC_DIV256 (ADC_CCR_PRESC_3 | ADC_CCR_PRESC_1 | ADC_CCR_PRESC_0)
÷ADC_CLOCK_SYNC_PCLK_DIV1 (ADC_CFGR2_CKMODE)
ûADC_CLOCK_SYNC_PCLK_DIV2 (ADC_CFGR2_CKMODE_0)
üADC_CLOCK_SYNC_PCLK_DIV4 (ADC_CFGR2_CKMODE_1)
…ADC_RESOLUTION_12B (0x00000000U)
†ADC_RESOLUTION_10B (ADC_CFGR1_RES_0)
‡ADC_RESOLUTION_8B (ADC_CFGR1_RES_1)
ˆADC_RESOLUTION_6B (ADC_CFGR1_RES)
ADC_DATAALIGN_RIGHT (0x00000000U)
‘ADC_DATAALIGN_LEFT (ADC_CFGR1_ALIGN)
™ADC_EXTERNALTRIGCONVEDGE_NONE (0x00000000U)
šADC_EXTERNALTRIGCONVEDGE_RISING (ADC_CFGR1_EXTEN_0)
›ADC_EXTERNALTRIGCONVEDGE_FALLING (ADC_CFGR1_EXTEN_1)
œADC_EXTERNALTRIGCONVEDGE_RISINGFALLING (ADC_CFGR1_EXTEN)
¤ADC_EOC_SINGLE_CONV (ADC_ISR_EOC)
¥ADC_EOC_SEQ_CONV (ADC_ISR_EOS)
­ADC_OVR_DATA_PRESERVED (0x00000000U)
®ADC_OVR_DATA_OVERWRITTEN (ADC_CFGR1_OVRMOD)
·ADC_RANK_CHANNEL_NUMBER (0x00001000U)
¸ADC_RANK_NONE (0x00001001U)
ÁADC_CHANNEL_0 (ADC_CHSELR_CHSEL0)
ÂADC_CHANNEL_1 ((uint32_t)(ADC_CHSELR_CHSEL1) | ADC_CFGR1_AWDCH_0)
ÃADC_CHANNEL_2 ((uint32_t)(ADC_CHSELR_CHSEL2) | ADC_CFGR1_AWDCH_1)
ÄADC_CHANNEL_3 ((uint32_t)(ADC_CHSELR_CHSEL3)| ADC_CFGR1_AWDCH_1 | ADC_CFGR1_AWDCH_0)
ÅADC_CHANNEL_4 ((uint32_t)(ADC_CHSELR_CHSEL4)| ADC_CFGR1_AWDCH_2)
ÆADC_CHANNEL_5 ((uint32_t)(ADC_CHSELR_CHSEL5)| ADC_CFGR1_AWDCH_2| ADC_CFGR1_AWDCH_0)
ÇADC_CHANNEL_6 ((uint32_t)(ADC_CHSELR_CHSEL6)| ADC_CFGR1_AWDCH_2| ADC_CFGR1_AWDCH_1)
ÈADC_CHANNEL_7 ((uint32_t)(ADC_CHSELR_CHSEL7)| ADC_CFGR1_AWDCH_2| ADC_CFGR1_AWDCH_1 | ADC_CFGR1_AWDCH_0)
ÉADC_CHANNEL_8 ((uint32_t)(ADC_CHSELR_CHSEL8)| ADC_CFGR1_AWDCH_3)
ÊADC_CHANNEL_9 ((uint32_t)(ADC_CHSELR_CHSEL9)| ADC_CFGR1_AWDCH_3| ADC_CFGR1_AWDCH_0)
ËADC_CHANNEL_10 ((uint32_t)(ADC_CHSELR_CHSEL10)| ADC_CFGR1_AWDCH_3| ADC_CFGR1_AWDCH_1)
ÌADC_CHANNEL_11 ((uint32_t)(ADC_CHSELR_CHSEL11)| ADC_CFGR1_AWDCH_3| ADC_CFGR1_AWDCH_1| ADC_CFGR1_AWDCH_0)
ÍADC_CHANNEL_12 ((uint32_t)(ADC_CHSELR_CHSEL12)| ADC_CFGR1_AWDCH_3| ADC_CFGR1_AWDCH_2)
ÎADC_CHANNEL_13 ((uint32_t)(ADC_CHSELR_CHSEL13)| ADC_CFGR1_AWDCH_3| ADC_CFGR1_AWDCH_2| ADC_CFGR1_AWDCH_0)
ÏADC_CHANNEL_14 ((uint32_t)(ADC_CHSELR_CHSEL14)| ADC_CFGR1_AWDCH_3| ADC_CFGR1_AWDCH_2| ADC_CFGR1_AWDCH_1)
ÐADC_CHANNEL_15 ((uint32_t)(ADC_CHSELR_CHSEL15)| ADC_CFGR1_AWDCH_3| ADC_CFGR1_AWDCH_2| ADC_CFGR1_AWDCH_1| ADC_CFGR1_AWDCH_0)
ÔADC_CHANNEL_17 ((uint32_t)(ADC_CHSELR_CHSEL17)| ADC_CFGR1_AWDCH_4| ADC_CFGR1_AWDCH_0)
ÕADC_CHANNEL_18 ((uint32_t)(ADC_CHSELR_CHSEL18)| ADC_CFGR1_AWDCH_4| ADC_CFGR1_AWDCH_1)
ÛADC_CHANNEL_VREFINT ADC_CHANNEL_17
ÝADC_CHANNEL_TEMPSENSOR ADC_CHANNEL_18
æADC_CHANNEL_MASK (0x0007FFFFU)
çADC_CHANNEL_AWD_MASK (0x7C000000U)
ïADC_SAMPLETIME_1CYCLE_5 (0x00000000U)
ðADC_SAMPLETIME_3CYCLES_5 (ADC_SMPR_SMPR_0)
ñADC_SAMPLETIME_7CYCLES_5 (ADC_SMPR_SMPR_1)
òADC_SAMPLETIME_12CYCLES_5 ((uint32_t)(ADC_SMPR_SMPR_1 | ADC_SMPR_SMPR_0))
óADC_SAMPLETIME_19CYCLES_5 (ADC_SMPR_SMPR_2)
ôADC_SAMPLETIME_39CYCLES_5 ((uint32_t)(ADC_SMPR_SMPR_2 | ADC_SMPR_SMPR_0))
õADC_SAMPLETIME_79CYCLES_5 ((uint32_t)(ADC_SMPR_SMPR_2 | ADC_SMPR_SMPR_1))
öADC_SAMPLETIME_160CYCLES_5 (ADC_SMPR_SMPR)
‰ADC_SCAN_DIRECTION_FORWARD (0x00000001U)
ŠADC_SCAN_DIRECTION_BACKWARD (0x00000002U)
ŒADC_SCAN_ENABLE ADC_SCAN_DIRECTION_FORWARD
•ADC_OVERSAMPLING_RATIO_2 (0x00000000U)
–ADC_OVERSAMPLING_RATIO_4 (0x00000004U)
—ADC_OVERSAMPLING_RATIO_8 (0x00000008U)
˜ADC_OVERSAMPLING_RATIO_16 (0x0000000CU)
™ADC_OVERSAMPLING_RATIO_32 (0x00000010U)
šADC_OVERSAMPLING_RATIO_64 (0x00000014U)
›ADC_OVERSAMPLING_RATIO_128 (0x00000018U)
œADC_OVERSAMPLING_RATIO_256 (0x0000001CU)
¤ADC_RIGHTBITSHIFT_NONE (0x00000000U)
¥ADC_RIGHTBITSHIFT_1 (0x00000020U)
¦ADC_RIGHTBITSHIFT_2 (0x00000040U)
§ADC_RIGHTBITSHIFT_3 (0x00000060U)
¨ADC_RIGHTBITSHIFT_4 (0x00000080U)
©ADC_RIGHTBITSHIFT_5 (0x000000A0U)
ªADC_RIGHTBITSHIFT_6 (0x000000C0U)
«ADC_RIGHTBITSHIFT_7 (0x000000E0U)
¬ADC_RIGHTBITSHIFT_8 (0x00000100U)
´ADC_TRIGGEREDMODE_SINGLE_TRIGGER (0x00000000U)
µADC_TRIGGEREDMODE_MULTI_TRIGGER (0x00000200U)
½ADC_ANALOGWATCHDOG_NONE (0x00000000U)
¾ADC_ANALOGWATCHDOG_SINGLE_REG ((uint32_t)(ADC_CFGR1_AWDSGL | ADC_CFGR1_AWDEN))
¿ADC_ANALOGWATCHDOG_ALL_REG ( ADC_CFGR1_AWDEN)
ÇADC_REGULAR_GROUP ((uint32_t)(ADC_FLAG_EOC | ADC_FLAG_EOS))
ÏADC_AWD_EVENT (ADC_FLAG_AWD)
ÐADC_OVR_EVENT (ADC_FLAG_OVR)
ØADC_IT_RDY ADC_IER_ADRDYIE
ÙADC_IT_EOSMP ADC_IER_EOSMPIE
ÚADC_IT_EOC ADC_IER_EOCIE
ÛADC_IT_EOS ADC_IER_EOSEQIE
ÜADC_IT_OVR ADC_IER_OVRIE
ÝADC_IT_AWD ADC_IER_AWDIE
ÞADC_IT_EOCAL ADC_IER_EOCALIE
æADC_FLAG_RDY ADC_ISR_ADRDY
çADC_FLAG_EOSMP ADC_ISR_EOSMP
èADC_FLAG_EOC ADC_ISR_EOC
éADC_FLAG_EOS ADC_ISR_EOSEQ
êADC_FLAG_OVR ADC_ISR_OVR
ëADC_FLAG_AWD ADC_ISR_AWD
ìADC_FLAG_EOCAL ADC_ISR_EOCAL
ïADC_FLAG_ALL (ADC_FLAG_RDY | ADC_FLAG_EOSMP | ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR | ADC_FLAG_AWD | ADC_FLAG_EOCAL)
‹__HAL_ADC_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_ADC_STATE_RESET)
“__HAL_ADC_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR |= ADC_CR_ADEN)
šADC_ENABLING_CONDITIONS(__HANDLE__) (( ( ((__HANDLE__)->Instance->CR) & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN ) ) == RESET ) ? SET : RESET)
¦__HAL_ADC_DISABLE(__HANDLE__) do{ (__HANDLE__)->Instance->CR |= ADC_CR_ADDIS; __HAL_ADC_CLEAR_FLAG((__HANDLE__), (ADC_FLAG_EOSMP | ADC_FLAG_RDY)); } while(0)
±ADC_DISABLING_CONDITIONS(__HANDLE__) (( ( ((__HANDLE__)->Instance->CR) & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN ) ? SET : RESET)
»ADC_IS_ENABLE(__HANDLE__) (( ((((__HANDLE__)->Instance->CR) & (ADC_CR_ADEN | ADC_CR_ADDIS)) == ADC_CR_ADEN) && ((((__HANDLE__)->Instance->ISR) & ADC_FLAG_RDY) == ADC_FLAG_RDY) ) ? SET : RESET)
ÅADC_GET_RESOLUTION(__HANDLE__) (((__HANDLE__)->Instance->CFGR1) & ADC_CFGR1_RES)
ÌADC_IS_SOFTWARE_START_REGULAR(__HANDLE__) (((__HANDLE__)->Instance->CFGR1 & ADC_CFGR1_EXTEN) == RESET)
ÖADC_IS_CONVERSION_ONGOING_REGULAR(__HANDLE__) (( (((__HANDLE__)->Instance->CR) & ADC_CR_ADSTART) == RESET ) ? RESET : SET)
ßADC_CONTINUOUS(_CONTINUOUS_MODE_) ((_CONTINUOUS_MODE_) << 13U)
æADC_SCANDIR(_SCAN_MODE_) ( ( (_SCAN_MODE_) == (ADC_SCAN_DIRECTION_BACKWARD) )? (ADC_CFGR1_SCANDIR) : (0x00000000U) )
ð__HAL_ADC_CFGR1_DISCONTINUOUS_NUM(_NBR_DISCONTINUOUS_CONV_) (((_NBR_DISCONTINUOUS_CONV_) - 1U) << 17U)
÷ADC_DMACONTREQ(_DMAContReq_MODE_) ((_DMAContReq_MODE_) << 1U)
þ__HAL_ADC_CFGR1_AutoDelay(_AutoDelay_) ((_AutoDelay_) << 14U)
…__HAL_ADC_CFGR1_AUTOFF(_AUTOFF_) ((_AUTOFF_) << 15U)
ŒADC_TRX_HIGHTHRESHOLD(_Threshold_) ((_Threshold_) << 16U)
“__HAL_ADC_CCR_LOWFREQUENCY(_LOW_FREQUENCY_MODE_) ((_LOW_FREQUENCY_MODE_) << 25U)
¡ADC_OFFSET_SHIFT_RESOLUTION(__HANDLE__,_Offset_) ((_Offset_) << ((((__HANDLE__)->Instance->CFGR & ADC_CFGR1_RES) >> 3U)*2U))
°ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(__HANDLE__,_Threshold_) ((_Threshold_) << ((((__HANDLE__)->Instance->CFGR1 & ADC_CFGR1_RES) >> 3U)*2U))
¹__HAL_ADC_Value_Shift_left(_Value_,_Shift_) ((_Value_) << (_Shift_))
Â__HAL_ADC_ENABLE_IT(__HANDLE__,__INTERRUPT__) (((__HANDLE__)->Instance->IER) |= (__INTERRUPT__))
Ë__HAL_ADC_DISABLE_IT(__HANDLE__,__INTERRUPT__) (((__HANDLE__)->Instance->IER) &= ~(__INTERRUPT__))
Õ__HAL_ADC_GET_IT_SOURCE(__HANDLE__,__INTERRUPT__) (((__HANDLE__)->Instance->IER & (__INTERRUPT__)) == (__INTERRUPT__))
ß__HAL_ADC_CLEAR_FLAG(__HANDLE__,__FLAG__) (((__HANDLE__)->Instance->ISR) = (__FLAG__))
è__HAL_ADC_GET_FLAG(__HANDLE__,__FLAG__) ((((__HANDLE__)->Instance->ISR) & (__FLAG__)) == (__FLAG__))
óADC_STATE_CLR_SET MODIFY_REG
úADC_CLEAR_ERRORCODE(__HANDLE__) ((__HANDLE__)->ErrorCode = HAL_ADC_ERROR_NONE)
„__HAL_ADC_CLOCK_PRESCALER(__HANDLE__) do{ if ((((__HANDLE__)->Init.ClockPrescaler) == ADC_CLOCK_SYNC_PCLK_DIV1) || (((__HANDLE__)->Init.ClockPrescaler) == ADC_CLOCK_SYNC_PCLK_DIV2) || (((__HANDLE__)->Init.ClockPrescaler) == ADC_CLOCK_SYNC_PCLK_DIV4)) { (__HANDLE__)->Instance->CFGR2 &= ~(ADC_CFGR2_CKMODE); (__HANDLE__)->Instance->CFGR2 |= (__HANDLE__)->Init.ClockPrescaler; } else { (__HANDLE__)->Instance->CFGR2 &= ~(ADC_CFGR2_CKMODE); ADC->CCR &= ~(ADC_CCR_PRESC); ADC->CCR |= (__HANDLE__)->Init.ClockPrescaler; } } while(0)
—IS_ADC_CLOCKPRESCALER(ADC_CLOCK) (((ADC_CLOCK) == ADC_CLOCK_ASYNC_DIV1) || ((ADC_CLOCK) == ADC_CLOCK_SYNC_PCLK_DIV1) || ((ADC_CLOCK) == ADC_CLOCK_SYNC_PCLK_DIV2) || ((ADC_CLOCK) == ADC_CLOCK_SYNC_PCLK_DIV4) || ((ADC_CLOCK) == ADC_CLOCK_ASYNC_DIV1 ) || ((ADC_CLOCK) == ADC_CLOCK_ASYNC_DIV2 ) || ((ADC_CLOCK) == ADC_CLOCK_ASYNC_DIV4 ) || ((ADC_CLOCK) == ADC_CLOCK_ASYNC_DIV6 ) || ((ADC_CLOCK) == ADC_CLOCK_ASYNC_DIV8 ) || ((ADC_CLOCK) == ADC_CLOCK_ASYNC_DIV10 ) || ((ADC_CLOCK) == ADC_CLOCK_ASYNC_DIV12 ) || ((ADC_CLOCK) == ADC_CLOCK_ASYNC_DIV16 ) || ((ADC_CLOCK) == ADC_CLOCK_ASYNC_DIV32 ) || ((ADC_CLOCK) == ADC_CLOCK_ASYNC_DIV64 ) || ((ADC_CLOCK) == ADC_CLOCK_ASYNC_DIV128 ) || ((ADC_CLOCK) == ADC_CLOCK_ASYNC_DIV256))
¨IS_ADC_RESOLUTION(RESOLUTION) (((RESOLUTION) == ADC_RESOLUTION_12B) || ((RESOLUTION) == ADC_RESOLUTION_10B) || ((RESOLUTION) == ADC_RESOLUTION_8B) || ((RESOLUTION) == ADC_RESOLUTION_6B))
­IS_ADC_RESOLUTION_8_6_BITS(RESOLUTION) (((RESOLUTION) == ADC_RESOLUTION_8B) || ((RESOLUTION) == ADC_RESOLUTION_6B))
°IS_ADC_DATA_ALIGN(ALIGN) (((ALIGN) == ADC_DATAALIGN_RIGHT) || ((ALIGN) == ADC_DATAALIGN_LEFT))
³IS_ADC_EXTTRIG_EDGE(EDGE) (((EDGE) == ADC_EXTERNALTRIGCONVEDGE_NONE) || ((EDGE) == ADC_EXTERNALTRIGCONVEDGE_RISING) || ((EDGE) == ADC_EXTERNALTRIGCONVEDGE_FALLING) || ((EDGE) == ADC_EXTERNALTRIGCONVEDGE_RISINGFALLING))
¸IS_ADC_EOC_SELECTION(EOC_SELECTION) (((EOC_SELECTION) == ADC_EOC_SINGLE_CONV) || ((EOC_SELECTION) == ADC_EOC_SEQ_CONV))
»IS_ADC_OVERRUN(OVR) (((OVR) == ADC_OVR_DATA_PRESERVED) || ((OVR) == ADC_OVR_DATA_OVERWRITTEN))
¾IS_ADC_RANK(WATCHDOG) (((WATCHDOG) == ADC_RANK_CHANNEL_NUMBER) || ((WATCHDOG) == ADC_RANK_NONE))
ÖIS_ADC_CHANNEL(CHANNEL) (((CHANNEL) == ADC_CHANNEL_0) || ((CHANNEL) == ADC_CHANNEL_1) || ((CHANNEL) == ADC_CHANNEL_2) || ((CHANNEL) == ADC_CHANNEL_3) || ((CHANNEL) == ADC_CHANNEL_4) || ((CHANNEL) == ADC_CHANNEL_5) || ((CHANNEL) == ADC_CHANNEL_6) || ((CHANNEL) == ADC_CHANNEL_7) || ((CHANNEL) == ADC_CHANNEL_8) || ((CHANNEL) == ADC_CHANNEL_9) || ((CHANNEL) == ADC_CHANNEL_10) || ((CHANNEL) == ADC_CHANNEL_11) || ((CHANNEL) == ADC_CHANNEL_12) || ((CHANNEL) == ADC_CHANNEL_13) || ((CHANNEL) == ADC_CHANNEL_14) || ((CHANNEL) == ADC_CHANNEL_15) || ((CHANNEL) == ADC_CHANNEL_TEMPSENSOR) || ((CHANNEL) == ADC_CHANNEL_VREFINT))
üIS_ADC_SAMPLE_TIME(TIME) (((TIME) == ADC_SAMPLETIME_1CYCLE_5 ) || ((TIME) == ADC_SAMPLETIME_3CYCLES_5 ) || ((TIME) == ADC_SAMPLETIME_7CYCLES_5 ) || ((TIME) == ADC_SAMPLETIME_12CYCLES_5 ) || ((TIME) == ADC_SAMPLETIME_19CYCLES_5 ) || ((TIME) == ADC_SAMPLETIME_39CYCLES_5 ) || ((TIME) == ADC_SAMPLETIME_79CYCLES_5 ) || ((TIME) == ADC_SAMPLETIME_160CYCLES_5))
…IS_ADC_SCAN_MODE(SCAN_MODE) (((SCAN_MODE) == ADC_SCAN_DIRECTION_FORWARD) || ((SCAN_MODE) == ADC_SCAN_DIRECTION_BACKWARD))
ˆIS_ADC_OVERSAMPLING_RATIO(RATIO) (((RATIO) == ADC_OVERSAMPLING_RATIO_2 ) || ((RATIO) == ADC_OVERSAMPLING_RATIO_4 ) || ((RATIO) == ADC_OVERSAMPLING_RATIO_8 ) || ((RATIO) == ADC_OVERSAMPLING_RATIO_16 ) || ((RATIO) == ADC_OVERSAMPLING_RATIO_32 ) || ((RATIO) == ADC_OVERSAMPLING_RATIO_64 ) || ((RATIO) == ADC_OVERSAMPLING_RATIO_128 ) || ((RATIO) == ADC_OVERSAMPLING_RATIO_256 ))
‘IS_ADC_RIGHT_BIT_SHIFT(SHIFT) (((SHIFT) == ADC_RIGHTBITSHIFT_NONE) || ((SHIFT) == ADC_RIGHTBITSHIFT_1 ) || ((SHIFT) == ADC_RIGHTBITSHIFT_2 ) || ((SHIFT) == ADC_RIGHTBITSHIFT_3 ) || ((SHIFT) == ADC_RIGHTBITSHIFT_4 ) || ((SHIFT) == ADC_RIGHTBITSHIFT_5 ) || ((SHIFT) == ADC_RIGHTBITSHIFT_6 ) || ((SHIFT) == ADC_RIGHTBITSHIFT_7 ) || ((SHIFT) == ADC_RIGHTBITSHIFT_8 ))
›IS_ADC_TRIGGERED_OVERSAMPLING_MODE(MODE) (((MODE) == ADC_TRIGGEREDMODE_SINGLE_TRIGGER) || ((MODE) == ADC_TRIGGEREDMODE_MULTI_TRIGGER) )
žIS_ADC_ANALOG_WATCHDOG_MODE(WATCHDOG) (((WATCHDOG) == ADC_ANALOGWATCHDOG_NONE ) || ((WATCHDOG) == ADC_ANALOGWATCHDOG_SINGLE_REG) || ((WATCHDOG) == ADC_ANALOGWATCHDOG_ALL_REG ))
¢IS_ADC_CONVERSION_GROUP(CONVERSION) ((CONVERSION) == ADC_REGULAR_GROUP)
¤IS_ADC_EVENT_TYPE(EVENT) (((EVENT) == ADC_AWD_EVENT) || ((EVENT) == ADC_OVR_EVENT))
¬IS_ADC_RANGE(RESOLUTION,ADC_VALUE) ((((RESOLUTION) == ADC_RESOLUTION_12B) && ((ADC_VALUE) <= (0x0FFFU))) || (((RESOLUTION) == ADC_RESOLUTION_10B) && ((ADC_VALUE) <= (0x03FFU))) || (((RESOLUTION) == ADC_RESOLUTION_8B) && ((ADC_VALUE) <= (0x00FFU))) || (((RESOLUTION) == ADC_RESOLUTION_6B) && ((ADC_VALUE) <= (0x003FU))))
¸IS_ADC_REGULAR_NB_CONV(LENGTH) (((LENGTH) >= (1U)) && ((LENGTH) <= (16U)))Â

STM32L0xx_HAL_DMA_H 
™
HAL_DMA_ERROR_NONE 0x00000000U
š
HAL_DMA_ERROR_TE 0x00000001U
›
HAL_DMA_ERROR_NO_XFER 0x00000004U
œ
HAL_DMA_ERROR_TIMEOUT 0x00000020U

HAL_DMA_ERROR_NOT_SUPPORTED 0x00000100U
á
DMA_REQUEST_0 0U
â
DMA_REQUEST_1 1U
ã
DMA_REQUEST_2 2U
ä
DMA_REQUEST_3 3U
å
DMA_REQUEST_4 4U
æ
DMA_REQUEST_5 5U
ç
DMA_REQUEST_6 6U
è
DMA_REQUEST_7 7U
é
DMA_REQUEST_8 8U
ê
DMA_REQUEST_9 9U
ë
DMA_REQUEST_10 10U
ì
DMA_REQUEST_12 12U
í
DMA_REQUEST_13 13U
î
DMA_REQUEST_14 14U
ï
DMA_REQUEST_15 15U
ñ
IS_DMA_ALL_REQUEST(REQUEST) (((REQUEST) == DMA_REQUEST_0) || ((REQUEST) == DMA_REQUEST_1) || ((REQUEST) == DMA_REQUEST_2) || ((REQUEST) == DMA_REQUEST_3) || ((REQUEST) == DMA_REQUEST_4) || ((REQUEST) == DMA_REQUEST_5) || ((REQUEST) == DMA_REQUEST_6) || ((REQUEST) == DMA_REQUEST_7) || ((REQUEST) == DMA_REQUEST_8) || ((REQUEST) == DMA_REQUEST_9) || ((REQUEST) == DMA_REQUEST_10) || ((REQUEST) == DMA_REQUEST_12) || ((REQUEST) == DMA_REQUEST_13) || ((REQUEST) == DMA_REQUEST_14) || ((REQUEST) == DMA_REQUEST_15))
ŒDMA_PERIPH_TO_MEMORY 0x00000000U
DMA_MEMORY_TO_PERIPH DMA_CCR_DIR
ŽDMA_MEMORY_TO_MEMORY DMA_CCR_MEM2MEM
–DMA_PINC_ENABLE DMA_CCR_PINC
—DMA_PINC_DISABLE 0x00000000U
ŸDMA_MINC_ENABLE DMA_CCR_MINC
 DMA_MINC_DISABLE 0x00000000U
¨DMA_PDATAALIGN_BYTE 0x00000000U
©DMA_PDATAALIGN_HALFWORD DMA_CCR_PSIZE_0
ªDMA_PDATAALIGN_WORD DMA_CCR_PSIZE_1
²DMA_MDATAALIGN_BYTE 0x00000000U
³DMA_MDATAALIGN_HALFWORD DMA_CCR_MSIZE_0
´DMA_MDATAALIGN_WORD DMA_CCR_MSIZE_1
¼DMA_NORMAL 0x00000000U
½DMA_CIRCULAR DMA_CCR_CIRC
ÅDMA_PRIORITY_LOW 0x00000000U
ÆDMA_PRIORITY_MEDIUM DMA_CCR_PL_0
ÇDMA_PRIORITY_HIGH DMA_CCR_PL_1
ÈDMA_PRIORITY_VERY_HIGH DMA_CCR_PL
ÑDMA_IT_TC DMA_CCR_TCIE
ÒDMA_IT_HT DMA_CCR_HTIE
ÓDMA_IT_TE DMA_CCR_TEIE
ÛDMA_FLAG_GL1 DMA_ISR_GIF1
ÜDMA_FLAG_TC1 DMA_ISR_TCIF1
ÝDMA_FLAG_HT1 DMA_ISR_HTIF1
ÞDMA_FLAG_TE1 DMA_ISR_TEIF1
ßDMA_FLAG_GL2 DMA_ISR_GIF2
àDMA_FLAG_TC2 DMA_ISR_TCIF2
áDMA_FLAG_HT2 DMA_ISR_HTIF2
âDMA_FLAG_TE2 DMA_ISR_TEIF2
ãDMA_FLAG_GL3 DMA_ISR_GIF3
äDMA_FLAG_TC3 DMA_ISR_TCIF3
åDMA_FLAG_HT3 DMA_ISR_HTIF3
æDMA_FLAG_TE3 DMA_ISR_TEIF3
çDMA_FLAG_GL4 DMA_ISR_GIF4
èDMA_FLAG_TC4 DMA_ISR_TCIF4
éDMA_FLAG_HT4 DMA_ISR_HTIF4
êDMA_FLAG_TE4 DMA_ISR_TEIF4
ëDMA_FLAG_GL5 DMA_ISR_GIF5
ìDMA_FLAG_TC5 DMA_ISR_TCIF5
íDMA_FLAG_HT5 DMA_ISR_HTIF5
îDMA_FLAG_TE5 DMA_ISR_TEIF5
ïDMA_FLAG_GL6 DMA_ISR_GIF6
ðDMA_FLAG_TC6 DMA_ISR_TCIF6
ñDMA_FLAG_HT6 DMA_ISR_HTIF6
òDMA_FLAG_TE6 DMA_ISR_TEIF6
óDMA_FLAG_GL7 DMA_ISR_GIF7
ôDMA_FLAG_TC7 DMA_ISR_TCIF7
õDMA_FLAG_HT7 DMA_ISR_HTIF7
öDMA_FLAG_TE7 DMA_ISR_TEIF7
ˆ__HAL_DMA_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_DMA_STATE_RESET)
__HAL_DMA_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CCR |= DMA_CCR_EN)
–__HAL_DMA_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CCR &= ~DMA_CCR_EN)
©__HAL_DMA_GET_TC_FLAG_INDEX(__HANDLE__) (((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel1))? DMA_FLAG_TC1 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel2))? DMA_FLAG_TC2 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel3))? DMA_FLAG_TC3 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel4))? DMA_FLAG_TC4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel5))? DMA_FLAG_TC5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel6))? DMA_FLAG_TC6 : DMA_FLAG_TC7)
¿__HAL_DMA_GET_HT_FLAG_INDEX(__HANDLE__) (((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel1))? DMA_FLAG_HT1 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel2))? DMA_FLAG_HT2 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel3))? DMA_FLAG_HT3 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel4))? DMA_FLAG_HT4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel5))? DMA_FLAG_HT5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel6))? DMA_FLAG_HT6 : DMA_FLAG_HT7)
Õ__HAL_DMA_GET_TE_FLAG_INDEX(__HANDLE__) (((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel1))? DMA_FLAG_TE1 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel2))? DMA_FLAG_TE2 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel3))? DMA_FLAG_TE3 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel4))? DMA_FLAG_TE4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel5))? DMA_FLAG_TE5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel6))? DMA_FLAG_TE6 : DMA_FLAG_TE7)
ë__HAL_DMA_GET_GI_FLAG_INDEX(__HANDLE__) (((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel1))? DMA_ISR_GIF1 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel2))? DMA_ISR_GIF2 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel3))? DMA_ISR_GIF3 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel4))? DMA_ISR_GIF4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel5))? DMA_ISR_GIF5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel6))? DMA_ISR_GIF6 : DMA_ISR_GIF7)
€__HAL_DMA_GET_FLAG(__HANDLE__,__FLAG__) (DMA1->ISR & (__FLAG__))
Ž__HAL_DMA_CLEAR_FLAG(__HANDLE__,__FLAG__) (DMA1->IFCR = (__FLAG__))
š__HAL_DMA_ENABLE_IT(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->CCR |= (__INTERRUPT__))
¦__HAL_DMA_DISABLE_IT(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->CCR &= ~(__INTERRUPT__))
²__HAL_DMA_GET_IT_SOURCE(__HANDLE__,__INTERRUPT__) (((__HANDLE__)->Instance->CCR & (__INTERRUPT__)))
¹__HAL_DMA_GET_COUNTER(__HANDLE__) ((__HANDLE__)->Instance->CNDTR)
óIS_DMA_DIRECTION(DIRECTION) (((DIRECTION) == DMA_PERIPH_TO_MEMORY ) || ((DIRECTION) == DMA_MEMORY_TO_PERIPH) || ((DIRECTION) == DMA_MEMORY_TO_MEMORY))
÷IS_DMA_BUFFER_SIZE(SIZE) (((SIZE) >= 0x1U) && ((SIZE) < 0x10000U))
ùIS_DMA_PERIPHERAL_INC_STATE(STATE) (((STATE) == DMA_PINC_ENABLE) || ((STATE) == DMA_PINC_DISABLE))
üIS_DMA_MEMORY_INC_STATE(STATE) (((STATE) == DMA_MINC_ENABLE) || ((STATE) == DMA_MINC_DISABLE))
ÿIS_DMA_PERIPHERAL_DATA_SIZE(SIZE) (((SIZE) == DMA_PDATAALIGN_BYTE) || ((SIZE) == DMA_PDATAALIGN_HALFWORD) || ((SIZE) == DMA_PDATAALIGN_WORD))
ƒIS_DMA_MEMORY_DATA_SIZE(SIZE) (((SIZE) == DMA_MDATAALIGN_BYTE) || ((SIZE) == DMA_MDATAALIGN_HALFWORD) || ((SIZE) == DMA_MDATAALIGN_WORD ))
‡IS_DMA_MODE(MODE) (((MODE) == DMA_NORMAL ) || ((MODE) == DMA_CIRCULAR))
ŠIS_DMA_PRIORITY(PRIORITY) (((PRIORITY) == DMA_PRIORITY_LOW ) || ((PRIORITY) == DMA_PRIORITY_MEDIUM) || ((PRIORITY) == DMA_PRIORITY_HIGH) || ((PRIORITY) == DMA_PRIORITY_VERY_HIGH))

__STM32L0xx_HAL_GPIO_H 
XIS_GPIO_PIN_ACTION(__ACTION__) (((__ACTION__) == GPIO_PIN_RESET) || ((__ACTION__) == GPIO_PIN_SET))
hGPIO_PIN_0 (0x0001U)
iGPIO_PIN_1 (0x0002U)
jGPIO_PIN_2 (0x0004U)
kGPIO_PIN_3 (0x0008U)
lGPIO_PIN_4 (0x0010U)
mGPIO_PIN_5 (0x0020U)
nGPIO_PIN_6 (0x0040U)
oGPIO_PIN_7 (0x0080U)
pGPIO_PIN_8 (0x0100U)
qGPIO_PIN_9 (0x0200U)
rGPIO_PIN_10 (0x0400U)
sGPIO_PIN_11 (0x0800U)
tGPIO_PIN_12 (0x1000U)
uGPIO_PIN_13 (0x2000U)
vGPIO_PIN_14 (0x4000U)
wGPIO_PIN_15 (0x8000U)
xGPIO_PIN_All (0xFFFFU)
}GPIO_PIN_MASK (0x0000FFFFU)
~IS_GPIO_PIN(__PIN__) ((((uint32_t)(__PIN__) & GPIO_PIN_MASK) != 0x00U) && (((uint32_t)(__PIN__) & ~GPIO_PIN_MASK) == 0x00U))
Š
GPIO_MODE_INPUT MODE_INPUT
‹
GPIO_MODE_OUTPUT_PP (MODE_OUTPUT | OUTPUT_PP)
Œ
GPIO_MODE_OUTPUT_OD (MODE_OUTPUT | OUTPUT_OD)

GPIO_MODE_AF_PP (MODE_AF | OUTPUT_PP)
Ž
GPIO_MODE_AF_OD (MODE_AF | OUTPUT_OD)

GPIO_MODE_ANALOG MODE_ANALOG
’
GPIO_MODE_IT_RISING (MODE_INPUT | EXTI_IT | TRIGGER_RISING)
“
GPIO_MODE_IT_FALLING (MODE_INPUT | EXTI_IT | TRIGGER_FALLING)
”
GPIO_MODE_IT_RISING_FALLING (MODE_INPUT | EXTI_IT | TRIGGER_RISING | TRIGGER_FALLING)
–
GPIO_MODE_EVT_RISING (MODE_INPUT | EXTI_EVT | TRIGGER_RISING)
—
GPIO_MODE_EVT_FALLING (MODE_INPUT | EXTI_EVT | TRIGGER_FALLING)
˜
GPIO_MODE_EVT_RISING_FALLING (MODE_INPUT | EXTI_EVT | TRIGGER_RISING | TRIGGER_FALLING)
ž
IS_GPIO_MODE(__MODE__) (((__MODE__) == GPIO_MODE_INPUT) || ((__MODE__) == GPIO_MODE_OUTPUT_PP) || ((__MODE__) == GPIO_MODE_OUTPUT_OD) || ((__MODE__) == GPIO_MODE_AF_PP) || ((__MODE__) == GPIO_MODE_AF_OD) || ((__MODE__) == GPIO_MODE_IT_RISING) || ((__MODE__) == GPIO_MODE_IT_FALLING) || ((__MODE__) == GPIO_MODE_IT_RISING_FALLING) || ((__MODE__) == GPIO_MODE_EVT_RISING) || ((__MODE__) == GPIO_MODE_EVT_FALLING) || ((__MODE__) == GPIO_MODE_EVT_RISING_FALLING) || ((__MODE__) == GPIO_MODE_ANALOG))
°
GPIO_SPEED_FREQ_LOW (0x00000000U)
±
GPIO_SPEED_FREQ_MEDIUM (0x00000001U)
²
GPIO_SPEED_FREQ_HIGH (0x00000002U)
³
GPIO_SPEED_FREQ_VERY_HIGH (0x00000003U)
¹
IS_GPIO_SPEED(__SPEED__) (((__SPEED__) == GPIO_SPEED_FREQ_LOW ) || ((__SPEED__) == GPIO_SPEED_FREQ_MEDIUM ) || ((__SPEED__) == GPIO_SPEED_FREQ_HIGH ) || ((__SPEED__) == GPIO_SPEED_FREQ_VERY_HIGH))
Á
GPIO_NOPULL (0x00000000U)
Â
GPIO_PULLUP (0x00000001U)
Ã
GPIO_PULLDOWN (0x00000002U)
É
IS_GPIO_PULL(__PULL__) (((__PULL__) == GPIO_NOPULL) || ((__PULL__) == GPIO_PULLUP) || ((__PULL__) == GPIO_PULLDOWN))
Ý
__HAL_GPIO_EXTI_GET_FLAG(__EXTI_LINE__) (EXTI->PR & (__EXTI_LINE__))
å
__HAL_GPIO_EXTI_CLEAR_FLAG(__EXTI_LINE__) (EXTI->PR = (__EXTI_LINE__))
í
__HAL_GPIO_EXTI_GET_IT(__EXTI_LINE__) (EXTI->PR & (__EXTI_LINE__))
õ
__HAL_GPIO_EXTI_CLEAR_IT(__EXTI_LINE__) (EXTI->PR = (__EXTI_LINE__))
ý
__HAL_GPIO_EXTI_GENERATE_SWIT(__EXTI_LINE__) (EXTI->SWIER |= (__EXTI_LINE__))ƒ
¯GPIO_MODE_Pos 0U
°GPIO_MODE (0x3UL << GPIO_MODE_Pos)
±MODE_INPUT (0x0UL << GPIO_MODE_Pos)
²MODE_OUTPUT (0x1UL << GPIO_MODE_Pos)
³MODE_AF (0x2UL << GPIO_MODE_Pos)
´MODE_ANALOG (0x3UL << GPIO_MODE_Pos)
µOUTPUT_TYPE_Pos 4U
¶OUTPUT_TYPE (0x1UL << OUTPUT_TYPE_Pos)
·OUTPUT_PP (0x0UL << OUTPUT_TYPE_Pos)
¸OUTPUT_OD (0x1UL << OUTPUT_TYPE_Pos)
¹EXTI_MODE_Pos 16U
ºEXTI_MODE (0x3UL << EXTI_MODE_Pos)
»EXTI_IT (0x1UL << EXTI_MODE_Pos)
¼EXTI_EVT (0x2UL << EXTI_MODE_Pos)
½TRIGGER_MODE_Pos 20U
¾TRIGGER_MODE (0x7UL << TRIGGER_MODE_Pos)
¿TRIGGER_RISING (0x1UL << TRIGGER_MODE_Pos)
ÀTRIGGER_FALLING (0x2UL << TRIGGER_MODE_Pos)

__STM32L0xx_HAL_RCC_H 
.RCC_DBP_TIMEOUT_VALUE (100U)
0RCC_LSE_TIMEOUT_VALUE LSE_STARTUP_TIMEOUT
1CLOCKSWITCH_TIMEOUT_VALUE (5000U)
2HSE_TIMEOUT_VALUE HSE_STARTUP_TIMEOUT
3MSI_TIMEOUT_VALUE (2U)
4HSI_TIMEOUT_VALUE (2U)
5LSI_TIMEOUT_VALUE (2U)
6PLL_TIMEOUT_VALUE (2U)
CRCC_OFFSET (RCC_BASE - PERIPH_BASE)
FRCC_CR_OFFSET (RCC_OFFSET + 0x00U)
IRCC_CFGR_OFFSET (RCC_OFFSET + 0x08U)
KRCC_CSR_OFFSET (RCC_OFFSET + 0x74U)
NRCC_CR_BYTE2_ADDRESS (0x40023802U)
QCIER_BYTE0_ADDRESS ((uint32_t)(RCC_BASE + 0x10U + 0x00U))
XCR_REG_INDEX ((uint8_t)1)
YCSR_REG_INDEX ((uint8_t)2)
ZCRRCR_REG_INDEX ((uint8_t)3)
\RCC_FLAG_MASK ((uint8_t)0x1F)
pIS_RCC_OSCILLATORTYPE(__OSCILLATOR__) (((__OSCILLATOR__) == RCC_OSCILLATORTYPE_NONE) || (((__OSCILLATOR__) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE) || (((__OSCILLATOR__) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI) || (((__OSCILLATOR__) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI) || (((__OSCILLATOR__) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE) || (((__OSCILLATOR__) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI))
wIS_RCC_PLLSOURCE(__SOURCE__) (((__SOURCE__) == RCC_PLLSOURCE_HSI) || ((__SOURCE__) == RCC_PLLSOURCE_HSE))
yIS_RCC_HSE(__HSE__) (((__HSE__) == RCC_HSE_OFF) || ((__HSE__) == RCC_HSE_ON) || ((__HSE__) == RCC_HSE_BYPASS))
{IS_RCC_LSE(__LSE__) (((__LSE__) == RCC_LSE_OFF) || ((__LSE__) == RCC_LSE_ON) || ((__LSE__) == RCC_LSE_BYPASS))
~IS_RCC_HSI(__HSI__) (((__HSI__) == RCC_HSI_OFF) || ((__HSI__) == RCC_HSI_ON) || ((__HSI__) == RCC_HSI_DIV4) || ((__HSI__) == RCC_HSI_OUTEN) || ((__HSI__) == (RCC_HSI_OUTEN|RCC_HSI_ON)) || ((__HSI__) == (RCC_HSI_OUTEN|RCC_HSI_DIV4)))
…
IS_RCC_CALIBRATION_VALUE(__VALUE__) ((__VALUE__) <= 0x1FU)
†
IS_RCC_MSICALIBRATION_VALUE(__VALUE__) ((__VALUE__) <= 0xFFU)
‡
IS_RCC_MSI_CLOCK_RANGE(__RANGE__) (((__RANGE__) == RCC_MSIRANGE_0) || ((__RANGE__) == RCC_MSIRANGE_1) || ((__RANGE__) == RCC_MSIRANGE_2) || ((__RANGE__) == RCC_MSIRANGE_3) || ((__RANGE__) == RCC_MSIRANGE_4) || ((__RANGE__) == RCC_MSIRANGE_5) || ((__RANGE__) == RCC_MSIRANGE_6))
Ž
IS_RCC_LSI(__LSI__) (((__LSI__) == RCC_LSI_OFF) || ((__LSI__) == RCC_LSI_ON))

IS_RCC_MSI(__MSI__) (((__MSI__) == RCC_MSI_OFF) || ((__MSI__) == RCC_MSI_ON))
‘
IS_RCC_PLL(__PLL__) (((__PLL__) == RCC_PLL_NONE) || ((__PLL__) == RCC_PLL_OFF) || ((__PLL__) == RCC_PLL_ON))
“
IS_RCC_PLL_DIV(__DIV__) (((__DIV__) == RCC_PLL_DIV2) || ((__DIV__) == RCC_PLL_DIV3) || ((__DIV__) == RCC_PLL_DIV4))
–
IS_RCC_PLL_MUL(__MUL__) (((__MUL__) == RCC_PLL_MUL3) || ((__MUL__) == RCC_PLL_MUL4) || ((__MUL__) == RCC_PLL_MUL6) || ((__MUL__) == RCC_PLL_MUL8) || ((__MUL__) == RCC_PLL_MUL12) || ((__MUL__) == RCC_PLL_MUL16) || ((__MUL__) == RCC_PLL_MUL24) || ((__MUL__) == RCC_PLL_MUL32) || ((__MUL__) == RCC_PLL_MUL48))
›
IS_RCC_CLOCKTYPE(CLK) ((((CLK) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK) || (((CLK) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) || (((CLK) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1) || (((CLK) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2))
Ÿ
IS_RCC_SYSCLKSOURCE(__SOURCE__) (((__SOURCE__) == RCC_SYSCLKSOURCE_MSI) || ((__SOURCE__) == RCC_SYSCLKSOURCE_HSI) || ((__SOURCE__) == RCC_SYSCLKSOURCE_HSE) || ((__SOURCE__) == RCC_SYSCLKSOURCE_PLLCLK))
£
IS_RCC_SYSCLKSOURCE_STATUS(__SOURCE__) (((__SOURCE__) == RCC_SYSCLKSOURCE_STATUS_MSI) || ((__SOURCE__) == RCC_SYSCLKSOURCE_STATUS_HSI) || ((__SOURCE__) == RCC_SYSCLKSOURCE_STATUS_HSE) || ((__SOURCE__) == RCC_SYSCLKSOURCE_STATUS_PLLCLK))
§
IS_RCC_HCLK(__HCLK__) (((__HCLK__) == RCC_SYSCLK_DIV1) || ((__HCLK__) == RCC_SYSCLK_DIV2) || ((__HCLK__) == RCC_SYSCLK_DIV4) || ((__HCLK__) == RCC_SYSCLK_DIV8) || ((__HCLK__) == RCC_SYSCLK_DIV16) || ((__HCLK__) == RCC_SYSCLK_DIV64) || ((__HCLK__) == RCC_SYSCLK_DIV128) || ((__HCLK__) == RCC_SYSCLK_DIV256) || ((__HCLK__) == RCC_SYSCLK_DIV512))
¬
IS_RCC_PCLK(__PCLK__) (((__PCLK__) == RCC_HCLK_DIV1) || ((__PCLK__) == RCC_HCLK_DIV2) || ((__PCLK__) == RCC_HCLK_DIV4) || ((__PCLK__) == RCC_HCLK_DIV8) || ((__PCLK__) == RCC_HCLK_DIV16))
°
IS_RCC_MCO(__MCO__) (((__MCO__) == RCC_MCO1) || ((__MCO__) == RCC_MCO2) || ((__MCO__) == RCC_MCO3))
µ
IS_RCC_MCODIV(__DIV__) (((__DIV__) == RCC_MCODIV_1) || ((__DIV__) == RCC_MCODIV_2) || ((__DIV__) == RCC_MCODIV_4) || ((__DIV__) == RCC_MCODIV_8) || ((__DIV__) == RCC_MCODIV_16))
¿
IS_RCC_MCO1SOURCE(__SOURCE__) (((__SOURCE__) == RCC_MCO1SOURCE_NOCLOCK) || ((__SOURCE__) == RCC_MCO1SOURCE_SYSCLK) || ((__SOURCE__) == RCC_MCO1SOURCE_HSI) || ((__SOURCE__) == RCC_MCO1SOURCE_MSI) || ((__SOURCE__) == RCC_MCO1SOURCE_HSE) || ((__SOURCE__) == RCC_MCO1SOURCE_PLLCLK) || ((__SOURCE__) == RCC_MCO1SOURCE_LSI) || ((__SOURCE__) == RCC_MCO1SOURCE_LSE))
Ä
IS_RCC_RTCCLKSOURCE(__SOURCE__) (((__SOURCE__) == RCC_RTCCLKSOURCE_NO_CLK) || ((__SOURCE__) == RCC_RTCCLKSOURCE_LSE) || ((__SOURCE__) == RCC_RTCCLKSOURCE_LSI) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV2) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV4) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV8) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV16))
³RCC_PLLSOURCE_HSI RCC_CFGR_PLLSRC_HSI
´RCC_PLLSOURCE_HSE RCC_CFGR_PLLSRC_HSE
½RCC_OSCILLATORTYPE_NONE (0x00000000U)
¾RCC_OSCILLATORTYPE_HSE (0x00000001U)
¿RCC_OSCILLATORTYPE_HSI (0x00000002U)
ÀRCC_OSCILLATORTYPE_LSE (0x00000004U)
ÁRCC_OSCILLATORTYPE_LSI (0x00000008U)
ÂRCC_OSCILLATORTYPE_MSI (0x00000010U)
ÍRCC_HSE_OFF (0x00000000U)
ÎRCC_HSE_ON RCC_CR_HSEON
ÏRCC_HSE_BYPASS ((uint32_t)(RCC_CR_HSEBYP | RCC_CR_HSEON))
×RCC_LSE_OFF (0x00000000U)
ØRCC_LSE_ON RCC_CSR_LSEON
ÙRCC_LSE_BYPASS ((uint32_t)(RCC_CSR_LSEBYP | RCC_CSR_LSEON))
âRCC_HSI_OFF (0x00000000U)
ãRCC_HSI_ON RCC_CR_HSION
äRCC_HSI_DIV4 (RCC_CR_HSIDIVEN | RCC_CR_HSION)
æRCC_HSI_OUTEN RCC_CR_HSIOUTEN
êRCC_HSICALIBRATION_DEFAULT (0x10U)
ôRCC_MSIRANGE_0 RCC_ICSCR_MSIRANGE_0
õRCC_MSIRANGE_1 RCC_ICSCR_MSIRANGE_1
öRCC_MSIRANGE_2 RCC_ICSCR_MSIRANGE_2
÷RCC_MSIRANGE_3 RCC_ICSCR_MSIRANGE_3
øRCC_MSIRANGE_4 RCC_ICSCR_MSIRANGE_4
ùRCC_MSIRANGE_5 RCC_ICSCR_MSIRANGE_5
úRCC_MSIRANGE_6 RCC_ICSCR_MSIRANGE_6
ƒRCC_LSI_OFF (0x00000000U)
„RCC_LSI_ON RCC_CSR_LSION
RCC_MSI_OFF (0x00000000U)
ŽRCC_MSI_ON (0x00000001U)
RCC_MSICALIBRATION_DEFAULT (0x00000000U)
¥RCC_PLL_NONE (0x00000000U)
¦RCC_PLL_OFF (0x00000001U)
§RCC_PLL_ON (0x00000002U)
°RCC_CLOCKTYPE_SYSCLK (0x00000001U)
±RCC_CLOCKTYPE_HCLK (0x00000002U)
²RCC_CLOCKTYPE_PCLK1 (0x00000004U)
³RCC_CLOCKTYPE_PCLK2 (0x00000008U)
¼RCC_SYSCLKSOURCE_MSI RCC_CFGR_SW_MSI
½RCC_SYSCLKSOURCE_HSI RCC_CFGR_SW_HSI
¾RCC_SYSCLKSOURCE_HSE RCC_CFGR_SW_HSE
¿RCC_SYSCLKSOURCE_PLLCLK RCC_CFGR_SW_PLL
ÈRCC_SYSCLKSOURCE_STATUS_MSI RCC_CFGR_SWS_MSI
ÉRCC_SYSCLKSOURCE_STATUS_HSI RCC_CFGR_SWS_HSI
ÊRCC_SYSCLKSOURCE_STATUS_HSE RCC_CFGR_SWS_HSE
ËRCC_SYSCLKSOURCE_STATUS_PLLCLK RCC_CFGR_SWS_PLL
ÔRCC_SYSCLK_DIV1 RCC_CFGR_HPRE_DIV1
ÕRCC_SYSCLK_DIV2 RCC_CFGR_HPRE_DIV2
ÖRCC_SYSCLK_DIV4 RCC_CFGR_HPRE_DIV4
×RCC_SYSCLK_DIV8 RCC_CFGR_HPRE_DIV8
ØRCC_SYSCLK_DIV16 RCC_CFGR_HPRE_DIV16
ÙRCC_SYSCLK_DIV64 RCC_CFGR_HPRE_DIV64
ÚRCC_SYSCLK_DIV128 RCC_CFGR_HPRE_DIV128
ÛRCC_SYSCLK_DIV256 RCC_CFGR_HPRE_DIV256
ÜRCC_SYSCLK_DIV512 RCC_CFGR_HPRE_DIV512
åRCC_HCLK_DIV1 RCC_CFGR_PPRE1_DIV1
æRCC_HCLK_DIV2 RCC_CFGR_PPRE1_DIV2
çRCC_HCLK_DIV4 RCC_CFGR_PPRE1_DIV4
èRCC_HCLK_DIV8 RCC_CFGR_PPRE1_DIV8
éRCC_HCLK_DIV16 RCC_CFGR_PPRE1_DIV16
òRCC_RTC_HSE_DIV_2 (0x00000000U)
óRCC_RTC_HSE_DIV_4 RCC_CR_RTCPRE_0
ôRCC_RTC_HSE_DIV_8 RCC_CR_RTCPRE_1
õRCC_RTC_HSE_DIV_16 RCC_CR_RTCPRE
ýRCC_RTCCLKSOURCE_NO_CLK (0x00000000U)
þRCC_RTCCLKSOURCE_LSE RCC_CSR_RTCSEL_LSE
ÿRCC_RTCCLKSOURCE_LSI RCC_CSR_RTCSEL_LSI
€RCC_RTCCLKSOURCE_HSE_DIVX RCC_CSR_RTCSEL_HSE
RCC_RTCCLKSOURCE_HSE_DIV2 (RCC_RTC_HSE_DIV_2 | RCC_CSR_RTCSEL_HSE)
‚RCC_RTCCLKSOURCE_HSE_DIV4 (RCC_RTC_HSE_DIV_4 | RCC_CSR_RTCSEL_HSE)
ƒRCC_RTCCLKSOURCE_HSE_DIV8 (RCC_RTC_HSE_DIV_8 | RCC_CSR_RTCSEL_HSE)
„RCC_RTCCLKSOURCE_HSE_DIV16 (RCC_RTC_HSE_DIV_16 | RCC_CSR_RTCSEL_HSE)
RCC_PLL_DIV2 RCC_CFGR_PLLDIV2
ŽRCC_PLL_DIV3 RCC_CFGR_PLLDIV3
RCC_PLL_DIV4 RCC_CFGR_PLLDIV4
™RCC_PLL_MUL3 RCC_CFGR_PLLMUL3
šRCC_PLL_MUL4 RCC_CFGR_PLLMUL4
›RCC_PLL_MUL6 RCC_CFGR_PLLMUL6
œRCC_PLL_MUL8 RCC_CFGR_PLLMUL8
RCC_PLL_MUL12 RCC_CFGR_PLLMUL12
žRCC_PLL_MUL16 RCC_CFGR_PLLMUL16
ŸRCC_PLL_MUL24 RCC_CFGR_PLLMUL24
 RCC_PLL_MUL32 RCC_CFGR_PLLMUL32
¡RCC_PLL_MUL48 RCC_CFGR_PLLMUL48
ªRCC_MCO1 (0x00000000U)
«RCC_MCO2 (0x00000001U)
­RCC_MCO3 (0x00000002U)
±MCO3_GPIO_AF GPIO_AF2_MCO
¼RCC_MCODIV_1 RCC_CFGR_MCO_PRE_1
½RCC_MCODIV_2 RCC_CFGR_MCO_PRE_2
¾RCC_MCODIV_4 RCC_CFGR_MCO_PRE_4
¿RCC_MCODIV_8 RCC_CFGR_MCO_PRE_8
ÀRCC_MCODIV_16 RCC_CFGR_MCO_PRE_16
ÉRCC_MCO1SOURCE_NOCLOCK RCC_CFGR_MCO_NOCLOCK
ÊRCC_MCO1SOURCE_SYSCLK RCC_CFGR_MCO_SYSCLK
ËRCC_MCO1SOURCE_MSI RCC_CFGR_MCO_MSI
ÌRCC_MCO1SOURCE_HSI RCC_CFGR_MCO_HSI
ÍRCC_MCO1SOURCE_LSE RCC_CFGR_MCO_LSE
ÎRCC_MCO1SOURCE_LSI RCC_CFGR_MCO_LSI
ÏRCC_MCO1SOURCE_HSE RCC_CFGR_MCO_HSE
ÐRCC_MCO1SOURCE_PLLCLK RCC_CFGR_MCO_PLL
ÛRCC_IT_LSIRDY RCC_CIFR_LSIRDYF
ÜRCC_IT_LSERDY RCC_CIFR_LSERDYF
ÝRCC_IT_HSIRDY RCC_CIFR_HSIRDYF
ÞRCC_IT_HSERDY RCC_CIFR_HSERDYF
ßRCC_IT_PLLRDY RCC_CIFR_PLLRDYF
àRCC_IT_MSIRDY RCC_CIFR_MSIRDYF
áRCC_IT_LSECSS RCC_CIFR_CSSLSEF
ãRCC_IT_CSS RCC_CIFR_CSSHSEF
÷RCC_FLAG_HSIRDY ((uint8_t)((CR_REG_INDEX << 5) | RCC_CR_HSIRDY_Pos))
øRCC_FLAG_HSIDIV ((uint8_t)((CR_REG_INDEX << 5) | RCC_CR_HSIDIVF_Pos))
ùRCC_FLAG_MSIRDY ((uint8_t)((CR_REG_INDEX << 5) | RCC_CR_MSIRDY_Pos))
úRCC_FLAG_HSERDY ((uint8_t)((CR_REG_INDEX << 5) | RCC_CR_HSERDY_Pos))
ûRCC_FLAG_PLLRDY ((uint8_t)((CR_REG_INDEX << 5) | RCC_CR_PLLRDY_Pos))
ýRCC_FLAG_LSIRDY ((uint8_t)((CSR_REG_INDEX << 5) | RCC_CSR_LSIRDY_Pos))
þRCC_FLAG_LSERDY ((uint8_t)((CSR_REG_INDEX << 5) | RCC_CSR_LSERDY_Pos))
ÿRCC_FLAG_LSECSS ((uint8_t)((CSR_REG_INDEX << 5) | RCC_CSR_LSECSSD_Pos))
€RCC_FLAG_OBLRST ((uint8_t)((CSR_REG_INDEX << 5) | RCC_CSR_OBLRSTF_Pos))
RCC_FLAG_PINRST ((uint8_t)((CSR_REG_INDEX << 5) | RCC_CSR_PINRSTF_Pos))
‚RCC_FLAG_PORRST ((uint8_t)((CSR_REG_INDEX << 5) | RCC_CSR_PORRSTF_Pos))
ƒRCC_FLAG_SFTRST ((uint8_t)((CSR_REG_INDEX << 5) | RCC_CSR_SFTRSTF_Pos))
„RCC_FLAG_IWDGRST ((uint8_t)((CSR_REG_INDEX << 5) | RCC_CSR_IWDGRSTF_Pos))
…RCC_FLAG_WWDGRST ((uint8_t)((CSR_REG_INDEX << 5) | RCC_CSR_WWDGRSTF_Pos))
†RCC_FLAG_LPWRRST ((uint8_t)((CSR_REG_INDEX << 5) | RCC_CSR_LPWRRSTF_Pos))
ˆRCC_FLAG_FWRST ((uint8_t)((CSR_REG_INDEX << 5) | RCC_CSR_FWRSTF_Pos))
¤__HAL_RCC_DMA1_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHBENR, RCC_AHBENR_DMA1EN); tmpreg = READ_BIT(RCC->AHBENR, RCC_AHBENR_DMA1EN); UNUSED(tmpreg); } while(0)
¬__HAL_RCC_MIF_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHBENR, RCC_AHBENR_MIFEN); tmpreg = READ_BIT(RCC->AHBENR, RCC_AHBENR_MIFEN); UNUSED(tmpreg); } while(0)
´__HAL_RCC_CRC_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHBENR, RCC_AHBENR_CRCEN); tmpreg = READ_BIT(RCC->AHBENR, RCC_AHBENR_CRCEN); UNUSED(tmpreg); } while(0)
½__HAL_RCC_DMA1_CLK_DISABLE() CLEAR_BIT(RCC->AHBENR, RCC_AHBENR_DMA1EN)
¾__HAL_RCC_MIF_CLK_DISABLE() CLEAR_BIT(RCC->AHBENR, RCC_AHBENR_MIFEN)
¿__HAL_RCC_CRC_CLK_DISABLE() CLEAR_BIT(RCC->AHBENR, RCC_AHBENR_CRCEN)
Ì__HAL_RCC_GPIOA_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->IOPENR, RCC_IOPENR_GPIOAEN); tmpreg = READ_BIT(RCC->IOPENR, RCC_IOPENR_GPIOAEN); UNUSED(tmpreg); } while(0)
Ô__HAL_RCC_GPIOB_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->IOPENR, RCC_IOPENR_GPIOBEN); tmpreg = READ_BIT(RCC->IOPENR, RCC_IOPENR_GPIOBEN); UNUSED(tmpreg); } while(0)
Ü__HAL_RCC_GPIOC_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->IOPENR, RCC_IOPENR_GPIOCEN); tmpreg = READ_BIT(RCC->IOPENR, RCC_IOPENR_GPIOCEN); UNUSED(tmpreg); } while(0)
ä__HAL_RCC_GPIOH_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->IOPENR, RCC_IOPENR_GPIOHEN); tmpreg = READ_BIT(RCC->IOPENR, RCC_IOPENR_GPIOHEN); UNUSED(tmpreg); } while(0)
í__HAL_RCC_GPIOA_CLK_DISABLE() CLEAR_BIT(RCC->IOPENR, RCC_IOPENR_GPIOAEN)
î__HAL_RCC_GPIOB_CLK_DISABLE() CLEAR_BIT(RCC->IOPENR, RCC_IOPENR_GPIOBEN)
ï__HAL_RCC_GPIOC_CLK_DISABLE() CLEAR_BIT(RCC->IOPENR, RCC_IOPENR_GPIOCEN)
ð__HAL_RCC_GPIOH_CLK_DISABLE() CLEAR_BIT(RCC->IOPENR, RCC_IOPENR_GPIOHEN)
ý__HAL_RCC_WWDG_CLK_ENABLE() SET_BIT(RCC->APB1ENR, (RCC_APB1ENR_WWDGEN))
þ__HAL_RCC_PWR_CLK_ENABLE() SET_BIT(RCC->APB1ENR, (RCC_APB1ENR_PWREN))
€__HAL_RCC_WWDG_CLK_DISABLE() CLEAR_BIT(RCC->APB1ENR, (RCC_APB1ENR_WWDGEN))
__HAL_RCC_PWR_CLK_DISABLE() CLEAR_BIT(RCC->APB1ENR, (RCC_APB1ENR_PWREN))
__HAL_RCC_SYSCFG_CLK_ENABLE() SET_BIT(RCC->APB2ENR, (RCC_APB2ENR_SYSCFGEN))
Ž__HAL_RCC_DBGMCU_CLK_ENABLE() SET_BIT(RCC->APB2ENR, (RCC_APB2ENR_DBGMCUEN))
__HAL_RCC_SYSCFG_CLK_DISABLE() CLEAR_BIT(RCC->APB2ENR, (RCC_APB2ENR_SYSCFGEN))
‘__HAL_RCC_DBGMCU_CLK_DISABLE() CLEAR_BIT(RCC->APB2ENR, (RCC_APB2ENR_DBGMCUEN))
ž__HAL_RCC_DMA1_IS_CLK_ENABLED() (READ_BIT(RCC->AHBENR, RCC_AHBENR_DMA1EN) != 0U)
Ÿ__HAL_RCC_MIF_IS_CLK_ENABLED() (READ_BIT(RCC->AHBENR, RCC_AHBENR_MIFEN) != 0U)
 __HAL_RCC_CRC_IS_CLK_ENABLED() (READ_BIT(RCC->AHBENR, RCC_AHBENR_CRCEN) != 0U)
¡__HAL_RCC_DMA1_IS_CLK_DISABLED() (READ_BIT(RCC->AHBENR, RCC_AHBENR_DMA1EN) == 0U)
¢__HAL_RCC_MIF_IS_CLK_DISABLED() (READ_BIT(RCC->AHBENR, RCC_AHBENR_MIFEN) == 0U)
£__HAL_RCC_CRC_IS_CLK_DISABLED() (READ_BIT(RCC->AHBENR, RCC_AHBENR_CRCEN) == 0U)
±__HAL_RCC_GPIOA_IS_CLK_ENABLED() (READ_BIT(RCC->IOPENR, RCC_IOPENR_GPIOAEN) != 0U)
²__HAL_RCC_GPIOB_IS_CLK_ENABLED() (READ_BIT(RCC->IOPENR, RCC_IOPENR_GPIOBEN) != 0U)
³__HAL_RCC_GPIOC_IS_CLK_ENABLED() (READ_BIT(RCC->IOPENR, RCC_IOPENR_GPIOCEN) != 0U)
´__HAL_RCC_GPIOH_IS_CLK_ENABLED() (READ_BIT(RCC->IOPENR, RCC_IOPENR_GPIOHEN) != 0U)
µ__HAL_RCC_GPIOA_IS_CLK_DISABLED() (READ_BIT(RCC->IOPENR, RCC_IOPENR_GPIOAEN) == 0U)
¶__HAL_RCC_GPIOB_IS_CLK_DISABLED() (READ_BIT(RCC->IOPENR, RCC_IOPENR_GPIOBEN) == 0U)
·__HAL_RCC_GPIOC_IS_CLK_DISABLED() (READ_BIT(RCC->IOPENR, RCC_IOPENR_GPIOCEN) == 0U)
¸__HAL_RCC_GPIOH_IS_CLK_DISABLED() (READ_BIT(RCC->IOPENR, RCC_IOPENR_GPIOHEN) == 0U)
Å__HAL_RCC_WWDG_IS_CLK_ENABLED() (READ_BIT(RCC->APB1ENR, RCC_APB1ENR_WWDGEN) != 0U)
Æ__HAL_RCC_PWR_IS_CLK_ENABLED() (READ_BIT(RCC->APB1ENR, RCC_APB1ENR_PWREN) != 0U)
Ç__HAL_RCC_WWDG_IS_CLK_DISABLED() (READ_BIT(RCC->APB1ENR, RCC_APB1ENR_WWDGEN) == 0U)
È__HAL_RCC_PWR_IS_CLK_DISABLED() (READ_BIT(RCC->APB1ENR, RCC_APB1ENR_PWREN) == 0U)
Õ__HAL_RCC_SYSCFG_IS_CLK_ENABLED() (READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SYSCFGEN) != 0U)
Ö__HAL_RCC_DBGMCU_IS_CLK_ENABLED() (READ_BIT(RCC->APB2ENR, RCC_APB2ENR_DBGMCUEN) != 0U)
×__HAL_RCC_SYSCFG_IS_CLK_DISABLED() (READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SYSCFGEN) == 0U)
Ø__HAL_RCC_DBGMCU_IS_CLK_DISABLED() (READ_BIT(RCC->APB2ENR, RCC_APB2ENR_DBGMCUEN) == 0U)
â__HAL_RCC_AHB_FORCE_RESET() (RCC->AHBRSTR = 0xFFFFFFFFU)
ã__HAL_RCC_DMA1_FORCE_RESET() SET_BIT(RCC->AHBRSTR, (RCC_AHBRSTR_DMA1RST))
ä__HAL_RCC_MIF_FORCE_RESET() SET_BIT(RCC->AHBRSTR, (RCC_AHBRSTR_MIFRST))
å__HAL_RCC_CRC_FORCE_RESET() SET_BIT(RCC->AHBRSTR, (RCC_AHBRSTR_CRCRST))
ç__HAL_RCC_AHB_RELEASE_RESET() (RCC->AHBRSTR = 0x00000000U)
è__HAL_RCC_CRC_RELEASE_RESET() CLEAR_BIT(RCC->AHBRSTR, (RCC_AHBRSTR_CRCRST))
é__HAL_RCC_DMA1_RELEASE_RESET() CLEAR_BIT(RCC->AHBRSTR, (RCC_AHBRSTR_DMA1RST))
ê__HAL_RCC_MIF_RELEASE_RESET() CLEAR_BIT(RCC->AHBRSTR, (RCC_AHBRSTR_MIFRST))
ó__HAL_RCC_IOP_FORCE_RESET() (RCC->IOPRSTR = 0xFFFFFFFFU)
ô__HAL_RCC_GPIOA_FORCE_RESET() SET_BIT(RCC->IOPRSTR, (RCC_IOPRSTR_GPIOARST))
õ__HAL_RCC_GPIOB_FORCE_RESET() SET_BIT(RCC->IOPRSTR, (RCC_IOPRSTR_GPIOBRST))
ö__HAL_RCC_GPIOC_FORCE_RESET() SET_BIT(RCC->IOPRSTR, (RCC_IOPRSTR_GPIOCRST))
÷__HAL_RCC_GPIOH_FORCE_RESET() SET_BIT(RCC->IOPRSTR, (RCC_IOPRSTR_GPIOHRST))
ù__HAL_RCC_IOP_RELEASE_RESET() (RCC->IOPRSTR = 0x00000000U)
ú__HAL_RCC_GPIOA_RELEASE_RESET() CLEAR_BIT(RCC->IOPRSTR, (RCC_IOPRSTR_GPIOARST))
û__HAL_RCC_GPIOB_RELEASE_RESET() CLEAR_BIT(RCC->IOPRSTR, (RCC_IOPRSTR_GPIOBRST))
ü__HAL_RCC_GPIOC_RELEASE_RESET() CLEAR_BIT(RCC->IOPRSTR, (RCC_IOPRSTR_GPIOCRST))
ý__HAL_RCC_GPIOH_RELEASE_RESET() CLEAR_BIT(RCC->IOPRSTR, (RCC_IOPRSTR_GPIOHRST))
‡__HAL_RCC_APB1_FORCE_RESET() (RCC->APB1RSTR = 0xFFFFFFFFU)
ˆ__HAL_RCC_WWDG_FORCE_RESET() SET_BIT(RCC->APB1RSTR, (RCC_APB1RSTR_WWDGRST))
‰__HAL_RCC_PWR_FORCE_RESET() SET_BIT(RCC->APB1RSTR, (RCC_APB1RSTR_PWRRST))
‹__HAL_RCC_APB1_RELEASE_RESET() (RCC->APB1RSTR = 0x00000000U)
Œ__HAL_RCC_WWDG_RELEASE_RESET() CLEAR_BIT(RCC->APB1RSTR, (RCC_APB1RSTR_WWDGRST))
__HAL_RCC_PWR_RELEASE_RESET() CLEAR_BIT(RCC->APB1RSTR, (RCC_APB1RSTR_PWRRST))
—__HAL_RCC_APB2_FORCE_RESET() (RCC->APB2RSTR = 0xFFFFFFFFU)
˜__HAL_RCC_DBGMCU_FORCE_RESET() SET_BIT(RCC->APB2RSTR, (RCC_APB2RSTR_DBGMCURST))
™__HAL_RCC_SYSCFG_FORCE_RESET() SET_BIT(RCC->APB2RSTR, (RCC_APB2RSTR_SYSCFGRST))
›__HAL_RCC_APB2_RELEASE_RESET() (RCC->APB2RSTR = 0x00000000U)
œ__HAL_RCC_DBGMCU_RELEASE_RESET() CLEAR_BIT(RCC->APB2RSTR, (RCC_APB2RSTR_DBGMCURST))
__HAL_RCC_SYSCFG_RELEASE_RESET() CLEAR_BIT(RCC->APB2RSTR, (RCC_APB2RSTR_SYSCFGRST))
«__HAL_RCC_CRC_CLK_SLEEP_ENABLE() SET_BIT(RCC->AHBSMENR, (RCC_AHBSMENR_CRCSMEN))
¬__HAL_RCC_MIF_CLK_SLEEP_ENABLE() SET_BIT(RCC->AHBSMENR, (RCC_AHBSMENR_MIFSMEN))
­__HAL_RCC_SRAM_CLK_SLEEP_ENABLE() SET_BIT(RCC->AHBSMENR, (RCC_AHBSMENR_SRAMSMEN))
®__HAL_RCC_DMA1_CLK_SLEEP_ENABLE() SET_BIT(RCC->AHBSMENR, (RCC_AHBSMENR_DMA1SMEN))
°__HAL_RCC_CRC_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->AHBSMENR, (RCC_AHBSMENR_CRCSMEN))
±__HAL_RCC_MIF_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->AHBSMENR, (RCC_AHBSMENR_MIFSMEN))
²__HAL_RCC_SRAM_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->AHBSMENR, (RCC_AHBSMENR_SRAMSMEN))
³__HAL_RCC_DMA1_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->AHBSMENR, (RCC_AHBSMENR_DMA1SMEN))
Á__HAL_RCC_GPIOA_CLK_SLEEP_ENABLE() SET_BIT(RCC->IOPSMENR, (RCC_IOPSMENR_GPIOASMEN))
Â__HAL_RCC_GPIOB_CLK_SLEEP_ENABLE() SET_BIT(RCC->IOPSMENR, (RCC_IOPSMENR_GPIOBSMEN))
Ã__HAL_RCC_GPIOC_CLK_SLEEP_ENABLE() SET_BIT(RCC->IOPSMENR, (RCC_IOPSMENR_GPIOCSMEN))
Ä__HAL_RCC_GPIOH_CLK_SLEEP_ENABLE() SET_BIT(RCC->IOPSMENR, (RCC_IOPSMENR_GPIOHSMEN))
Æ__HAL_RCC_GPIOA_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->IOPSMENR, (RCC_IOPSMENR_GPIOASMEN))
Ç__HAL_RCC_GPIOB_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->IOPSMENR, (RCC_IOPSMENR_GPIOBSMEN))
È__HAL_RCC_GPIOC_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->IOPSMENR, (RCC_IOPSMENR_GPIOCSMEN))
É__HAL_RCC_GPIOH_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->IOPSMENR, (RCC_IOPSMENR_GPIOHSMEN))
Ö__HAL_RCC_WWDG_CLK_SLEEP_ENABLE() SET_BIT(RCC->APB1SMENR, (RCC_APB1SMENR_WWDGSMEN))
×__HAL_RCC_PWR_CLK_SLEEP_ENABLE() SET_BIT(RCC->APB1SMENR, (RCC_APB1SMENR_PWRSMEN))
Ù__HAL_RCC_WWDG_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APB1SMENR, (RCC_APB1SMENR_WWDGSMEN))
Ú__HAL_RCC_PWR_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APB1SMENR, (RCC_APB1SMENR_PWRSMEN))
è__HAL_RCC_SYSCFG_CLK_SLEEP_ENABLE() SET_BIT(RCC->APB2SMENR, (RCC_APB2SMENR_SYSCFGSMEN))
é__HAL_RCC_DBGMCU_CLK_SLEEP_ENABLE() SET_BIT(RCC->APB2SMENR, (RCC_APB2SMENR_DBGMCUSMEN))
ë__HAL_RCC_SYSCFG_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APB2SMENR, (RCC_APB2SMENR_SYSCFGSMEN))
ì__HAL_RCC_DBGMCU_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APB2SMENR, (RCC_APB2SMENR_DBGMCUSMEN))
ú__HAL_RCC_CRC_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->AHBSMENR, RCC_AHBSMENR_CRCSMEN) != 0U)
û__HAL_RCC_MIF_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->AHBSMENR, RCC_AHBSMENR_MIFSMEN) != 0U)
ü__HAL_RCC_SRAM_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->AHBSMENR, RCC_AHBSMENR_SRAMSMEN) != 0U)
ý__HAL_RCC_DMA1_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->AHBSMENR, RCC_AHBSMENR_DMA1SMEN) != 0U)
þ__HAL_RCC_CRC_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->AHBSMENR, RCC_AHBSMENR_CRCSMEN) == 0U)
ÿ__HAL_RCC_MIF_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->AHBSMENR, RCC_AHBSMENR_MIFSMEN) == 0U)
€__HAL_RCC_SRAM_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->AHBSMENR, RCC_AHBSMENR_SRAMSMEN) == 0U)
__HAL_RCC_DMA1_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->AHBSMENR, RCC_AHBSMENR_DMA1SMEN) == 0U)
__HAL_RCC_GPIOA_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->IOPSMENR, RCC_IOPSMENR_GPIOASMEN) != 0U)
__HAL_RCC_GPIOB_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->IOPSMENR, RCC_IOPSMENR_GPIOBSMEN) != 0U)
‘__HAL_RCC_GPIOC_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->IOPSMENR, RCC_IOPSMENR_GPIOCSMEN) != 0U)
’__HAL_RCC_GPIOH_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->IOPSMENR, RCC_IOPSMENR_GPIOHSMEN) != 0U)
“__HAL_RCC_GPIOA_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->IOPSMENR, RCC_IOPSMENR_GPIOASMEN) == 0U)
”__HAL_RCC_GPIOB_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->IOPSMENR, RCC_IOPSMENR_GPIOBSMEN) == 0U)
•__HAL_RCC_GPIOC_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->IOPSMENR, RCC_IOPSMENR_GPIOCSMEN) == 0U)
–__HAL_RCC_GPIOH_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->IOPSMENR, RCC_IOPSMENR_GPIOHSMEN) == 0U)
¤__HAL_RCC_WWDG_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APB1SMENR, RCC_APB1SMENR_WWDGSMEN) != 0U)
¥__HAL_RCC_PWR_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APB1SMENR, RCC_APB1SMENR_PWRSMEN) != 0U)
¦__HAL_RCC_WWDG_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APB1SMENR, RCC_APB1SMENR_WWDGSMEN) == 0U)
§__HAL_RCC_PWR_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APB1SMENR, RCC_APB1SMENR_PWRSMEN) == 0U)
µ__HAL_RCC_SYSCFG_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APB2SMENR, RCC_APB2SMENR_SYSCFGSMEN) != 0U)
¶__HAL_RCC_DBGMCU_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APB2SMENR, RCC_APB2SMENR_DBGMCUSMEN) != 0U)
·__HAL_RCC_SYSCFG_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APB2SMENR, RCC_APB2SMENR_SYSCFGSMEN) == 0U)
¸__HAL_RCC_DBGMCU_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APB2SMENR, RCC_APB2SMENR_DBGMCUSMEN) == 0U)
Ñ__HAL_RCC_HSI_CONFIG(__STATE__) MODIFY_REG(RCC->CR, RCC_CR_HSION | RCC_CR_HSIDIVEN , (uint32_t)(__STATE__))
â__HAL_RCC_HSI_ENABLE() SET_BIT(RCC->CR, RCC_CR_HSION)
ã__HAL_RCC_HSI_DISABLE() CLEAR_BIT(RCC->CR, RCC_CR_HSION)
ì__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(_HSICALIBRATIONVALUE_) (MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, (uint32_t)(_HSICALIBRATIONVALUE_) << RCC_ICSCR_HSITRIM_Pos))
ü__HAL_RCC_LSI_ENABLE() SET_BIT(RCC->CSR, RCC_CSR_LSION)
ƒ    __HAL_RCC_LSI_DISABLE() CLEAR_BIT(RCC->CSR, RCC_CSR_LSION)
£    __HAL_RCC_HSE_CONFIG(__STATE__) do{ __IO uint32_t tmpreg; if ((__STATE__) == RCC_HSE_ON) { SET_BIT(RCC->CR, RCC_CR_HSEON); } else if ((__STATE__) == RCC_HSE_BYPASS) { SET_BIT(RCC->CR, RCC_CR_HSEBYP); SET_BIT(RCC->CR, RCC_CR_HSEON); } else { CLEAR_BIT(RCC->CR, RCC_CR_HSEON); tmpreg = READ_BIT(RCC->CR, RCC_CR_HSEON); UNUSED(tmpreg); CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP); } }while(0)
Ò    __HAL_RCC_LSE_CONFIG(__STATE__) do{ if ((__STATE__) == RCC_LSE_ON) { SET_BIT(RCC->CSR, RCC_CSR_LSEON); } else if ((__STATE__) == RCC_LSE_OFF) { CLEAR_BIT(RCC->CSR, RCC_CSR_LSEON); CLEAR_BIT(RCC->CSR, RCC_CSR_LSEBYP); } else if ((__STATE__) == RCC_LSE_BYPASS) { SET_BIT(RCC->CSR, RCC_CSR_LSEBYP); SET_BIT(RCC->CSR, RCC_CSR_LSEON); } else { CLEAR_BIT(RCC->CSR, RCC_CSR_LSEON); CLEAR_BIT(RCC->CSR, RCC_CSR_LSEBYP); } }while(0)
ö    __HAL_RCC_MSI_ENABLE() SET_BIT(RCC->CR, RCC_CR_MSION)
ƒ
__HAL_RCC_MSI_DISABLE() CLEAR_BIT(RCC->CR, RCC_CR_MSION)
Ž
__HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(_MSICALIBRATIONVALUE_) (MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, (uint32_t)(_MSICALIBRATIONVALUE_) << RCC_ICSCR_MSITRIM_Pos))
 
__HAL_RCC_MSI_RANGE_CONFIG(_MSIRANGEVALUE_) (MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSIRANGE, (uint32_t)(_MSIRANGEVALUE_)))
®
__HAL_RCC_GET_MSI_RANGE() (uint32_t)(READ_BIT(RCC->ICSCR, RCC_ICSCR_MSIRANGE))
¾
__HAL_RCC_PLL_ENABLE() SET_BIT(RCC->CR, RCC_CR_PLLON)
Ã
__HAL_RCC_PLL_DISABLE() CLEAR_BIT(RCC->CR, RCC_CR_PLLON)
á
__HAL_RCC_PLL_CONFIG(__RCC_PLLSOURCE__,__PLLMUL__,__PLLDIV__) MODIFY_REG(RCC->CFGR, (RCC_CFGR_PLLSRC|RCC_CFGR_PLLMUL|RCC_CFGR_PLLDIV),((__RCC_PLLSOURCE__) | (__PLLMUL__) | (__PLLDIV__)))
ê
__HAL_RCC_GET_PLL_OSCSOURCE() ((uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLSRC)))
ý
__HAL_RCC_SYSCLK_CONFIG(__SYSCLKSOURCE__) MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, (__SYSCLKSOURCE__))
ˆ__HAL_RCC_GET_SYSCLK_SOURCE() ((uint32_t)(READ_BIT(RCC->CFGR,RCC_CFGR_SWS)))
¶__HAL_RCC_MCO1_CONFIG(__MCOCLKSOURCE__,__MCODIV__) MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCOSEL | RCC_CFGR_MCO_PRE), ((__MCOCLKSOURCE__) | (__MCODIV__)))
Û__HAL_RCC_RTC_CLKPRESCALER(__RTC_CLKSOURCE__) do { if(((__RTC_CLKSOURCE__) & RCC_CSR_RTCSEL_HSE) == RCC_CSR_RTCSEL_HSE) { MODIFY_REG(RCC->CR, RCC_CR_RTCPRE, ((__RTC_CLKSOURCE__) & RCC_CR_RTCPRE)); } } while (0)
â__HAL_RCC_RTC_CONFIG(__RTC_CLKSOURCE__) do { __HAL_RCC_RTC_CLKPRESCALER(__RTC_CLKSOURCE__); RCC->CSR |= ((__RTC_CLKSOURCE__) & RCC_CSR_RTCSEL); } while (0)
î__HAL_RCC_GET_RTC_SOURCE() (READ_BIT(RCC->CSR, RCC_CSR_RTCSEL))
ú__HAL_RCC_GET_RTC_HSE_PRESCALER() ((uint32_t)(READ_BIT(RCC->CR, RCC_CR_RTCPRE)))
ÿ__HAL_RCC_RTC_ENABLE() SET_BIT(RCC->CSR, RCC_CSR_RTCEN)
„__HAL_RCC_RTC_DISABLE() CLEAR_BIT(RCC->CSR, RCC_CSR_RTCEN)
‹__HAL_RCC_BACKUPRESET_FORCE() SET_BIT(RCC->CSR, RCC_CSR_RTCRST)
__HAL_RCC_BACKUPRESET_RELEASE() CLEAR_BIT(RCC->CSR, RCC_CSR_RTCRST)
¬__HAL_RCC_ENABLE_IT(__INTERRUPT__) SET_BIT(RCC->CIER, (__INTERRUPT__))
À__HAL_RCC_DISABLE_IT(__INTERRUPT__) CLEAR_BIT(RCC->CIER, (__INTERRUPT__))
Ï__HAL_RCC_CLEAR_IT(__INTERRUPT__) (RCC->CICR = (__INTERRUPT__))
Þ__HAL_RCC_GET_IT(__INTERRUPT__) ((RCC->CIFR & (__INTERRUPT__)) == (__INTERRUPT__))
å__HAL_RCC_CLEAR_RESET_FLAGS() (RCC->CSR |= RCC_CSR_RMVF)
€ __HAL_RCC_GET_FLAG(__FLAG__) (((((((((__FLAG__) >> 5) == CR_REG_INDEX)? RCC->CR : RCC->CSR))) & ((uint32_t)1 << ((__FLAG__) & RCC_FLAG_MASK))) != 0U ) ? 1U : 0U )Œ 

__STM32L0xx_HAL_RCC_EX_H 
VIS_RCC_PERIPHCLOCK(__CLK__) ((__CLK__) <= (RCC_PERIPHCLK_USART1 | RCC_PERIPHCLK_USART2 | RCC_PERIPHCLK_LPUART1 | RCC_PERIPHCLK_I2C1 | RCC_PERIPHCLK_I2C2 | RCC_PERIPHCLK_RTC | RCC_PERIPHCLK_LPTIM1 | RCC_PERIPHCLK_I2C3))
\IS_RCC_USART1CLKSOURCE(__SOURCE__) (((__SOURCE__) == RCC_USART1CLKSOURCE_PCLK2) || ((__SOURCE__) == RCC_USART1CLKSOURCE_SYSCLK) || ((__SOURCE__) == RCC_USART1CLKSOURCE_LSE) || ((__SOURCE__) == RCC_USART1CLKSOURCE_HSI))
bIS_RCC_USART2CLKSOURCE(__SOURCE__) (((__SOURCE__) == RCC_USART2CLKSOURCE_PCLK1) || ((__SOURCE__) == RCC_USART2CLKSOURCE_SYSCLK) || ((__SOURCE__) == RCC_USART2CLKSOURCE_LSE) || ((__SOURCE__) == RCC_USART2CLKSOURCE_HSI))
gIS_RCC_LPUART1CLKSOURCE(__SOURCE__) (((__SOURCE__) == RCC_LPUART1CLKSOURCE_PCLK1) || ((__SOURCE__) == RCC_LPUART1CLKSOURCE_SYSCLK) || ((__SOURCE__) == RCC_LPUART1CLKSOURCE_LSE) || ((__SOURCE__) == RCC_LPUART1CLKSOURCE_HSI))
lIS_RCC_I2C1CLKSOURCE(__SOURCE__) (((__SOURCE__) == RCC_I2C1CLKSOURCE_PCLK1) || ((__SOURCE__) == RCC_I2C1CLKSOURCE_SYSCLK)|| ((__SOURCE__) == RCC_I2C1CLKSOURCE_HSI))
qIS_RCC_I2C3CLKSOURCE(__SOURCE__) (((__SOURCE__) == RCC_I2C3CLKSOURCE_PCLK1) || ((__SOURCE__) == RCC_I2C3CLKSOURCE_SYSCLK)|| ((__SOURCE__) == RCC_I2C3CLKSOURCE_HSI))
„
IS_RCC_LPTIMCLK(__LPTIMCLK_) (((__LPTIMCLK_) == RCC_LPTIM1CLKSOURCE_PCLK1) || ((__LPTIMCLK_) == RCC_LPTIM1CLKSOURCE_LSI) || ((__LPTIMCLK_) == RCC_LPTIM1CLKSOURCE_HSI) || ((__LPTIMCLK_) == RCC_LPTIM1CLKSOURCE_LSE))
‰
IS_RCC_STOPWAKEUP_CLOCK(__SOURCE__) (((__SOURCE__) == RCC_STOP_WAKEUPCLOCK_MSI) || ((__SOURCE__) == RCC_STOP_WAKEUPCLOCK_HSI))
Œ
IS_RCC_LSE_DRIVE(__DRIVE__) (((__DRIVE__) == RCC_LSEDRIVE_LOW) || ((__SOURCE__) == RCC_LSEDRIVE_MEDIUMLOW) || ((__DRIVE__) == RCC_LSEDRIVE_MEDIUMHIGH) || ((__SOURCE__) == RCC_LSEDRIVE_HIGH))
•RCC_EXTI_LINE_LSECSS (EXTI_IMR_IM19)
žRCC_PERIPHCLK_USART1 (0x00000001U)
 RCC_PERIPHCLK_USART2 (0x00000002U)
¡RCC_PERIPHCLK_LPUART1 (0x00000004U)
¢RCC_PERIPHCLK_I2C1 (0x00000008U)
£RCC_PERIPHCLK_I2C2 (0x00000010U)
¤RCC_PERIPHCLK_RTC (0x00000020U)
¨RCC_PERIPHCLK_LPTIM1 (0x00000080U)
­RCC_PERIPHCLK_I2C3 (0x00000100U)
¸RCC_USART1CLKSOURCE_PCLK2 (0x00000000U)
¹RCC_USART1CLKSOURCE_SYSCLK RCC_CCIPR_USART1SEL_0
ºRCC_USART1CLKSOURCE_HSI RCC_CCIPR_USART1SEL_1
»RCC_USART1CLKSOURCE_LSE (RCC_CCIPR_USART1SEL_0 | RCC_CCIPR_USART1SEL_1)
ÄRCC_USART2CLKSOURCE_PCLK1 (0x00000000U)
ÅRCC_USART2CLKSOURCE_SYSCLK RCC_CCIPR_USART2SEL_0
ÆRCC_USART2CLKSOURCE_HSI RCC_CCIPR_USART2SEL_1
ÇRCC_USART2CLKSOURCE_LSE (RCC_CCIPR_USART2SEL_0 | RCC_CCIPR_USART2SEL_1)
ÏRCC_LPUART1CLKSOURCE_PCLK1 (0x00000000U)
ÐRCC_LPUART1CLKSOURCE_SYSCLK RCC_CCIPR_LPUART1SEL_0
ÑRCC_LPUART1CLKSOURCE_HSI RCC_CCIPR_LPUART1SEL_1
ÒRCC_LPUART1CLKSOURCE_LSE (RCC_CCIPR_LPUART1SEL_0 | RCC_CCIPR_LPUART1SEL_1)
ÚRCC_I2C1CLKSOURCE_PCLK1 (0x00000000U)
ÛRCC_I2C1CLKSOURCE_SYSCLK RCC_CCIPR_I2C1SEL_0
ÜRCC_I2C1CLKSOURCE_HSI RCC_CCIPR_I2C1SEL_1
æRCC_I2C3CLKSOURCE_PCLK1 (0x00000000U)
çRCC_I2C3CLKSOURCE_SYSCLK RCC_CCIPR_I2C3SEL_0
èRCC_I2C3CLKSOURCE_HSI RCC_CCIPR_I2C3SEL_1
ñRCC_TIMPRES_DESACTIVATED ((uint8_t)0x00)
òRCC_TIMPRES_ACTIVATED ((uint8_t)0x01)
žRCC_LPTIM1CLKSOURCE_PCLK1 (0x00000000U)
ŸRCC_LPTIM1CLKSOURCE_LSI RCC_CCIPR_LPTIM1SEL_0
 RCC_LPTIM1CLKSOURCE_HSI RCC_CCIPR_LPTIM1SEL_1
¡RCC_LPTIM1CLKSOURCE_LSE RCC_CCIPR_LPTIM1SEL
ªRCC_STOP_WAKEUPCLOCK_MSI (0x00000000U)
«RCC_STOP_WAKEUPCLOCK_HSI RCC_CFGR_STOPWUCK
´RCC_LSEDRIVE_LOW (0x00000000U)
µRCC_LSEDRIVE_MEDIUMLOW RCC_CSR_LSEDRV_0
¶RCC_LSEDRIVE_MEDIUMHIGH RCC_CSR_LSEDRV_1
·RCC_LSEDRIVE_HIGH RCC_CSR_LSEDRV
ù__HAL_RCC_GPIOE_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->IOPENR, RCC_IOPENR_GPIOEEN); tmpreg = READ_BIT(RCC->IOPENR, RCC_IOPENR_GPIOEEN); UNUSED(tmpreg); } while(0)
__HAL_RCC_GPIOE_CLK_DISABLE() CLEAR_BIT(RCC->IOPENR,(RCC_IOPENR_GPIOEEN))
ƒ__HAL_RCC_GPIOE_IS_CLK_ENABLED() (READ_BIT(RCC->IOPENR, RCC_IOPENR_GPIOEEN) != 0U)
„__HAL_RCC_GPIOE_IS_CLK_DISABLED() (READ_BIT(RCC->IOPENR, RCC_IOPENR_GPIOEEN) == 0U)
ˆ__HAL_RCC_GPIOD_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->IOPENR, RCC_IOPENR_GPIODEN); tmpreg = READ_BIT(RCC->IOPENR, RCC_IOPENR_GPIODEN); UNUSED(tmpreg); } while(0)
__HAL_RCC_GPIOD_CLK_DISABLE() CLEAR_BIT(RCC->IOPENR,(RCC_IOPENR_GPIODEN))
‘__HAL_RCC_GPIOD_IS_CLK_ENABLED() (READ_BIT(RCC->IOPENR, RCC_IOPENR_GPIODEN) != 0U)
’__HAL_RCC_GPIOD_IS_CLK_DISABLED() (READ_BIT(RCC->IOPENR, RCC_IOPENR_GPIODEN) == 0U)
ˆ__HAL_RCC_TIM2_CLK_ENABLE() SET_BIT(RCC->APB1ENR, (RCC_APB1ENR_TIM2EN))
‰__HAL_RCC_TIM3_CLK_ENABLE() SET_BIT(RCC->APB1ENR, (RCC_APB1ENR_TIM3EN))
Š__HAL_RCC_TIM6_CLK_ENABLE() SET_BIT(RCC->APB1ENR, (RCC_APB1ENR_TIM6EN))
‹__HAL_RCC_TIM7_CLK_ENABLE() SET_BIT(RCC->APB1ENR, (RCC_APB1ENR_TIM7EN))
Œ__HAL_RCC_SPI2_CLK_ENABLE() SET_BIT(RCC->APB1ENR, (RCC_APB1ENR_SPI2EN))
__HAL_RCC_USART2_CLK_ENABLE() SET_BIT(RCC->APB1ENR, (RCC_APB1ENR_USART2EN))
Ž__HAL_RCC_USART4_CLK_ENABLE() SET_BIT(RCC->APB1ENR, (RCC_APB1ENR_USART4EN))
__HAL_RCC_USART5_CLK_ENABLE() SET_BIT(RCC->APB1ENR, (RCC_APB1ENR_USART5EN))
__HAL_RCC_LPUART1_CLK_ENABLE() SET_BIT(RCC->APB1ENR, (RCC_APB1ENR_LPUART1EN))
‘__HAL_RCC_I2C1_CLK_ENABLE() SET_BIT(RCC->APB1ENR, (RCC_APB1ENR_I2C1EN))
’__HAL_RCC_I2C2_CLK_ENABLE() SET_BIT(RCC->APB1ENR, (RCC_APB1ENR_I2C2EN))
“__HAL_RCC_I2C3_CLK_ENABLE() SET_BIT(RCC->APB1ENR, (RCC_APB1ENR_I2C3EN))
”__HAL_RCC_DAC_CLK_ENABLE() SET_BIT(RCC->APB1ENR, (RCC_APB1ENR_DACEN))
•__HAL_RCC_LPTIM1_CLK_ENABLE() SET_BIT(RCC->APB1ENR, (RCC_APB1ENR_LPTIM1EN))
—__HAL_RCC_TIM2_CLK_DISABLE() CLEAR_BIT(RCC->APB1ENR, (RCC_APB1ENR_TIM2EN))
˜__HAL_RCC_TIM3_CLK_DISABLE() CLEAR_BIT(RCC->APB1ENR, (RCC_APB1ENR_TIM3EN))
™__HAL_RCC_TIM6_CLK_DISABLE() CLEAR_BIT(RCC->APB1ENR, (RCC_APB1ENR_TIM6EN))
š__HAL_RCC_TIM7_CLK_DISABLE() CLEAR_BIT(RCC->APB1ENR, (RCC_APB1ENR_TIM7EN))
›__HAL_RCC_SPI2_CLK_DISABLE() CLEAR_BIT(RCC->APB1ENR, (RCC_APB1ENR_SPI2EN))
œ__HAL_RCC_USART2_CLK_DISABLE() CLEAR_BIT(RCC->APB1ENR, (RCC_APB1ENR_USART2EN))
__HAL_RCC_USART4_CLK_DISABLE() CLEAR_BIT(RCC->APB1ENR, (RCC_APB1ENR_USART4EN))
ž__HAL_RCC_USART5_CLK_DISABLE() CLEAR_BIT(RCC->APB1ENR, (RCC_APB1ENR_USART5EN))
Ÿ__HAL_RCC_LPUART1_CLK_DISABLE() CLEAR_BIT(RCC->APB1ENR, (RCC_APB1ENR_LPUART1EN))
 __HAL_RCC_I2C1_CLK_DISABLE() CLEAR_BIT(RCC->APB1ENR, (RCC_APB1ENR_I2C1EN))
¡__HAL_RCC_I2C2_CLK_DISABLE() CLEAR_BIT(RCC->APB1ENR, (RCC_APB1ENR_I2C2EN))
¢__HAL_RCC_I2C3_CLK_DISABLE() CLEAR_BIT(RCC->APB1ENR, (RCC_APB1ENR_I2C3EN))
£__HAL_RCC_DAC_CLK_DISABLE() CLEAR_BIT(RCC->APB1ENR, (RCC_APB1ENR_DACEN))
¤__HAL_RCC_LPTIM1_CLK_DISABLE() CLEAR_BIT(RCC->APB1ENR, (RCC_APB1ENR_LPTIM1EN))
¦__HAL_RCC_TIM2_IS_CLK_ENABLED() (READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM2EN) != 0U)
§__HAL_RCC_TIM3_IS_CLK_ENABLED() (READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM3EN) != 0U)
¨__HAL_RCC_TIM6_IS_CLK_ENABLED() (READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM6EN) != 0U)
©__HAL_RCC_TIM7_IS_CLK_ENABLED() (READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM7EN) != 0U)
ª__HAL_RCC_SPI2_IS_CLK_ENABLED() (READ_BIT(RCC->APB1ENR, RCC_APB1ENR_SPI2EN) != 0U)
«__HAL_RCC_USART2_IS_CLK_ENABLED() (READ_BIT(RCC->APB1ENR, RCC_APB1ENR_USART2EN) != 0U)
¬__HAL_RCC_USART4_IS_CLK_ENABLED() (READ_BIT(RCC->APB1ENR, RCC_APB1ENR_USART4EN) != 0U)
­__HAL_RCC_USART5_IS_CLK_ENABLED() (READ_BIT(RCC->APB1ENR, RCC_APB1ENR_USART5EN) != 0U)
®__HAL_RCC_LPUART1_IS_CLK_ENABLED() (READ_BIT(RCC->APB1ENR, RCC_APB1ENR_LPUART1EN) != 0U)
¯__HAL_RCC_I2C1_IS_CLK_ENABLED() (READ_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C1EN) != 0U)
°__HAL_RCC_I2C2_IS_CLK_ENABLED() (READ_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C2EN) != 0U)
±__HAL_RCC_I2C3_IS_CLK_ENABLED() (READ_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C3EN) != 0U)
²__HAL_RCC_DAC_IS_CLK_ENABLED() (READ_BIT(RCC->APB1ENR, RCC_APB1ENR_DACEN) != 0U)
³__HAL_RCC_LPTIM1_IS_CLK_ENABLED() (READ_BIT(RCC->APB1ENR, RCC_APB1ENR_LPTIM1EN) != 0U)
´__HAL_RCC_TIM2_IS_CLK_DISABLED() (READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM2EN) == 0U)
µ__HAL_RCC_TIM3_IS_CLK_DISABLED() (READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM3EN) == 0U)
¶__HAL_RCC_TIM6_IS_CLK_DISABLED() (READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM6EN) == 0U)
·__HAL_RCC_TIM7_IS_CLK_DISABLED() (READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM7EN) == 0U)
¸__HAL_RCC_SPI2_IS_CLK_DISABLED() (READ_BIT(RCC->APB1ENR, RCC_APB1ENR_SPI2EN) == 0U)
¹__HAL_RCC_USART2_IS_CLK_DISABLED() (READ_BIT(RCC->APB1ENR, RCC_APB1ENR_USART2EN) == 0U)
º__HAL_RCC_USART4_IS_CLK_DISABLED() (READ_BIT(RCC->APB1ENR, RCC_APB1ENR_USART4EN) == 0U)
»__HAL_RCC_USART5_IS_CLK_DISABLED() (READ_BIT(RCC->APB1ENR, RCC_APB1ENR_USART5EN) == 0U)
¼__HAL_RCC_LPUART1_IS_CLK_DISABLED() (READ_BIT(RCC->APB1ENR, RCC_APB1ENR_LPUART1EN) == 0U)
½__HAL_RCC_I2C1_IS_CLK_DISABLED() (READ_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C1EN) == 0U)
¾__HAL_RCC_I2C2_IS_CLK_DISABLED() (READ_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C2EN) == 0U)
¿__HAL_RCC_I2C3_IS_CLK_DISABLED() (READ_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C3EN) == 0U)
À__HAL_RCC_DAC_IS_CLK_DISABLED() (READ_BIT(RCC->APB1ENR, RCC_APB1ENR_DACEN) == 0U)
Á__HAL_RCC_LPTIM1_IS_CLK_DISABLED() (READ_BIT(RCC->APB1ENR, RCC_APB1ENR_LPTIM1EN) == 0U)
×__HAL_RCC_TIM21_CLK_ENABLE() SET_BIT(RCC->APB2ENR, (RCC_APB2ENR_TIM21EN))
Ù__HAL_RCC_TIM22_CLK_ENABLE() SET_BIT(RCC->APB2ENR, (RCC_APB2ENR_TIM22EN))
Û__HAL_RCC_ADC1_CLK_ENABLE() SET_BIT(RCC->APB2ENR, (RCC_APB2ENR_ADC1EN))
Ü__HAL_RCC_SPI1_CLK_ENABLE() SET_BIT(RCC->APB2ENR, (RCC_APB2ENR_SPI1EN))
Ý__HAL_RCC_USART1_CLK_ENABLE() SET_BIT(RCC->APB2ENR, (RCC_APB2ENR_USART1EN))
ß__HAL_RCC_TIM21_CLK_DISABLE() CLEAR_BIT(RCC->APB2ENR, (RCC_APB2ENR_TIM21EN))
á__HAL_RCC_TIM22_CLK_DISABLE() CLEAR_BIT(RCC->APB2ENR, (RCC_APB2ENR_TIM22EN))
ã__HAL_RCC_ADC1_CLK_DISABLE() CLEAR_BIT(RCC->APB2ENR, (RCC_APB2ENR_ADC1EN))
ä__HAL_RCC_SPI1_CLK_DISABLE() CLEAR_BIT(RCC->APB2ENR, (RCC_APB2ENR_SPI1EN))
å__HAL_RCC_USART1_CLK_DISABLE() CLEAR_BIT(RCC->APB2ENR, (RCC_APB2ENR_USART1EN))
ç__HAL_RCC_FIREWALL_CLK_ENABLE() SET_BIT(RCC->APB2ENR, (RCC_APB2ENR_MIFIEN))
è__HAL_RCC_FIREWALL_CLK_DISABLE() CLEAR_BIT(RCC->APB2ENR, (RCC_APB2ENR_MIFIEN))
ë__HAL_RCC_TIM21_IS_CLK_ENABLED() (READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM21EN) != 0U)
í__HAL_RCC_TIM22_IS_CLK_ENABLED() (READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM22EN) != 0U)
ï__HAL_RCC_ADC1_IS_CLK_ENABLED() (READ_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC1EN) != 0U)
ð__HAL_RCC_SPI1_IS_CLK_ENABLED() (READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI1EN) != 0U)
ñ__HAL_RCC_USART1_IS_CLK_ENABLED() (READ_BIT(RCC->APB2ENR, RCC_APB2ENR_USART1EN) != 0U)
ó__HAL_RCC_TIM21_IS_CLK_DISABLED() (READ_BIT(RCC->APB2ENR, (RCC_APB2ENR_TIM21EN) == 0U)
õ__HAL_RCC_TIM22_IS_CLK_DISABLED() (READ_BIT(RCC->APB2ENR, (RCC_APB2ENR_TIM22EN) == 0U)
÷__HAL_RCC_ADC1_IS_CLK_DISABLED() (READ_BIT(RCC->APB2ENR, (RCC_APB2ENR_ADC1EN) == 0U)
ø__HAL_RCC_SPI1_IS_CLK_DISABLED() (READ_BIT(RCC->APB2ENR, (RCC_APB2ENR_SPI1EN) == 0U)
ù__HAL_RCC_USART1_IS_CLK_DISABLED() (READ_BIT(RCC->APB2ENR, (RCC_APB2ENR_USART1EN) == 0U)
û__HAL_RCC_FIREWALL_IS_CLK_ENABLED() (READ_BIT(RCC->APB2ENR, RCC_APB2ENR_MIFIEN) != 0U)
ü__HAL_RCC_FIREWALL_IS_CLK_DISABLED() (READ_BIT(RCC->APB2ENR, (RCC_APB2ENR_MIFIEN) == 0U)
¤__HAL_RCC_GPIOE_FORCE_RESET() SET_BIT(RCC->IOPRSTR, (RCC_IOPRSTR_GPIOERST))
¦__HAL_RCC_GPIOE_RELEASE_RESET() CLEAR_BIT(RCC->IOPRSTR,(RCC_IOPRSTR_GPIOERST))
­__HAL_RCC_GPIOD_FORCE_RESET() SET_BIT(RCC->IOPRSTR, (RCC_IOPRSTR_GPIODRST))
®__HAL_RCC_GPIOD_RELEASE_RESET() CLEAR_BIT(RCC->IOPRSTR,(RCC_IOPRSTR_GPIODRST))
å__HAL_RCC_TIM2_FORCE_RESET() SET_BIT(RCC->APB1RSTR, (RCC_APB1RSTR_TIM2RST))
æ__HAL_RCC_TIM3_FORCE_RESET() SET_BIT(RCC->APB1RSTR, (RCC_APB1RSTR_TIM3RST))
ç__HAL_RCC_TIM6_FORCE_RESET() SET_BIT(RCC->APB1RSTR, (RCC_APB1RSTR_TIM6RST))
è__HAL_RCC_TIM7_FORCE_RESET() SET_BIT(RCC->APB1RSTR, (RCC_APB1RSTR_TIM7RST))
é__HAL_RCC_LPTIM1_FORCE_RESET() SET_BIT(RCC->APB1RSTR, (RCC_APB1RSTR_LPTIM1RST))
ê__HAL_RCC_I2C1_FORCE_RESET() SET_BIT(RCC->APB1RSTR, (RCC_APB1RSTR_I2C1RST))
ë__HAL_RCC_I2C2_FORCE_RESET() SET_BIT(RCC->APB1RSTR, (RCC_APB1RSTR_I2C2RST))
ì__HAL_RCC_I2C3_FORCE_RESET() SET_BIT(RCC->APB1RSTR, (RCC_APB1RSTR_I2C3RST))
í__HAL_RCC_USART2_FORCE_RESET() SET_BIT(RCC->APB1RSTR, (RCC_APB1RSTR_USART2RST))
î__HAL_RCC_USART4_FORCE_RESET() SET_BIT(RCC->APB1RSTR, (RCC_APB1RSTR_USART4RST))
ï__HAL_RCC_USART5_FORCE_RESET() SET_BIT(RCC->APB1RSTR, (RCC_APB1RSTR_USART5RST))
ð__HAL_RCC_LPUART1_FORCE_RESET() SET_BIT(RCC->APB1RSTR, (RCC_APB1RSTR_LPUART1RST))
ñ__HAL_RCC_SPI2_FORCE_RESET() SET_BIT(RCC->APB1RSTR, (RCC_APB1RSTR_SPI2RST))
ò__HAL_RCC_DAC_FORCE_RESET() SET_BIT(RCC->APB1RSTR, (RCC_APB1RSTR_DACRST))
ô__HAL_RCC_TIM2_RELEASE_RESET() CLEAR_BIT(RCC->APB1RSTR, (RCC_APB1RSTR_TIM2RST))
õ__HAL_RCC_TIM3_RELEASE_RESET() CLEAR_BIT(RCC->APB1RSTR, (RCC_APB1RSTR_TIM3RST))
ö__HAL_RCC_TIM6_RELEASE_RESET() CLEAR_BIT(RCC->APB1RSTR, (RCC_APB1RSTR_TIM6RST))
÷__HAL_RCC_TIM7_RELEASE_RESET() CLEAR_BIT(RCC->APB1RSTR, (RCC_APB1RSTR_TIM7RST))
ø__HAL_RCC_LPTIM1_RELEASE_RESET() CLEAR_BIT(RCC->APB1RSTR, (RCC_APB1RSTR_LPTIM1RST))
ù__HAL_RCC_I2C1_RELEASE_RESET() CLEAR_BIT(RCC->APB1RSTR, (RCC_APB1RSTR_I2C1RST))
ú__HAL_RCC_I2C2_RELEASE_RESET() CLEAR_BIT(RCC->APB1RSTR, (RCC_APB1RSTR_I2C2RST))
û__HAL_RCC_I2C3_RELEASE_RESET() CLEAR_BIT(RCC->APB1RSTR, (RCC_APB1RSTR_I2C3RST))
ü__HAL_RCC_USART2_RELEASE_RESET() CLEAR_BIT(RCC->APB1RSTR, (RCC_APB1RSTR_USART2RST))
ý__HAL_RCC_USART4_RELEASE_RESET() CLEAR_BIT(RCC->APB1RSTR, (RCC_APB1RSTR_USART4RST))
þ__HAL_RCC_USART5_RELEASE_RESET() CLEAR_BIT(RCC->APB1RSTR, (RCC_APB1RSTR_USART5RST))
ÿ__HAL_RCC_LPUART1_RELEASE_RESET() CLEAR_BIT(RCC->APB1RSTR, (RCC_APB1RSTR_LPUART1RST))
€__HAL_RCC_SPI2_RELEASE_RESET() CLEAR_BIT(RCC->APB1RSTR, (RCC_APB1RSTR_SPI2RST))
__HAL_RCC_DAC_RELEASE_RESET() CLEAR_BIT(RCC->APB1RSTR, (RCC_APB1RSTR_DACRST))
¢__HAL_RCC_USART1_FORCE_RESET() SET_BIT(RCC->APB2RSTR, (RCC_APB2RSTR_USART1RST))
£__HAL_RCC_ADC1_FORCE_RESET() SET_BIT(RCC->APB2RSTR, (RCC_APB2RSTR_ADC1RST))
¤__HAL_RCC_SPI1_FORCE_RESET() SET_BIT(RCC->APB2RSTR, (RCC_APB2RSTR_SPI1RST))
¥__HAL_RCC_TIM21_FORCE_RESET() SET_BIT(RCC->APB2RSTR, (RCC_APB2RSTR_TIM21RST))
¦__HAL_RCC_TIM22_FORCE_RESET() SET_BIT(RCC->APB2RSTR, (RCC_APB2RSTR_TIM22RST))
¨__HAL_RCC_USART1_RELEASE_RESET() CLEAR_BIT(RCC->APB2RSTR, (RCC_APB2RSTR_USART1RST))
©__HAL_RCC_ADC1_RELEASE_RESET() CLEAR_BIT(RCC->APB2RSTR, (RCC_APB2RSTR_ADC1RST))
ª__HAL_RCC_SPI1_RELEASE_RESET() CLEAR_BIT(RCC->APB2RSTR, (RCC_APB2RSTR_SPI1RST))
«__HAL_RCC_TIM21_RELEASE_RESET() CLEAR_BIT(RCC->APB2RSTR, (RCC_APB2RSTR_TIM21RST))
¬__HAL_RCC_TIM22_RELEASE_RESET() CLEAR_BIT(RCC->APB2RSTR, (RCC_APB2RSTR_TIM22RST))
ø__HAL_RCC_GPIOE_CLK_SLEEP_ENABLE() SET_BIT(RCC->IOPSMENR, (RCC_IOPSMENR_GPIOESMEN))
ù__HAL_RCC_GPIOE_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->IOPSMENR,(RCC_IOPSMENR_GPIOESMEN))
û__HAL_RCC_GPIOE_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->IOPSMENR, RCC_IOPSMENR_GPIOESMEN) != 0U)
ü__HAL_RCC_GPIOE_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->IOPSMENR, RCC_IOPSMENR_GPIOESMEN) == 0U)
‚    __HAL_RCC_GPIOD_CLK_SLEEP_ENABLE() SET_BIT(RCC->IOPSMENR, (RCC_IOPSMENR_GPIODSMEN))
ƒ    __HAL_RCC_GPIOD_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->IOPSMENR,(RCC_IOPSMENR_GPIODSMEN))
…    __HAL_RCC_GPIOD_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->IOPSMENR, RCC_IOPSMENR_GPIODSMEN) != 0U)
†    __HAL_RCC_GPIOD_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->IOPSMENR, RCC_IOPSMENR_GPIODSMEN) == 0U)
Æ    __HAL_RCC_TIM2_CLK_SLEEP_ENABLE() SET_BIT(RCC->APB1SMENR, (RCC_APB1SMENR_TIM2SMEN))
Ç    __HAL_RCC_TIM3_CLK_SLEEP_ENABLE() SET_BIT(RCC->APB1SMENR, (RCC_APB1SMENR_TIM3SMEN))
È    __HAL_RCC_TIM6_CLK_SLEEP_ENABLE() SET_BIT(RCC->APB1SMENR, (RCC_APB1SMENR_TIM6SMEN))
É    __HAL_RCC_TIM7_CLK_SLEEP_ENABLE() SET_BIT(RCC->APB1SMENR, (RCC_APB1SMENR_TIM7SMEN))
Ê    __HAL_RCC_SPI2_CLK_SLEEP_ENABLE() SET_BIT(RCC->APB1SMENR, (RCC_APB1SMENR_SPI2SMEN))
Ë    __HAL_RCC_USART2_CLK_SLEEP_ENABLE() SET_BIT(RCC->APB1SMENR, (RCC_APB1SMENR_USART2SMEN))
Ì    __HAL_RCC_USART4_CLK_SLEEP_ENABLE() SET_BIT(RCC->APB1SMENR, (RCC_APB1SMENR_USART4SMEN))
Í    __HAL_RCC_USART5_CLK_SLEEP_ENABLE() SET_BIT(RCC->APB1SMENR, (RCC_APB1SMENR_USART5SMEN))
Π   __HAL_RCC_LPUART1_CLK_SLEEP_ENABLE() SET_BIT(RCC->APB1SMENR, (RCC_APB1SMENR_LPUART1SMEN))
Ï    __HAL_RCC_I2C1_CLK_SLEEP_ENABLE() SET_BIT(RCC->APB1SMENR, (RCC_APB1SMENR_I2C1SMEN))
Р   __HAL_RCC_I2C2_CLK_SLEEP_ENABLE() SET_BIT(RCC->APB1SMENR, (RCC_APB1SMENR_I2C2SMEN))
Ñ    __HAL_RCC_I2C3_CLK_SLEEP_ENABLE() SET_BIT(RCC->APB1SMENR, (RCC_APB1SMENR_I2C3SMEN))
Ò    __HAL_RCC_DAC_CLK_SLEEP_ENABLE() SET_BIT(RCC->APB1SMENR, (RCC_APB1SMENR_DACSMEN))
Ó    __HAL_RCC_LPTIM1_CLK_SLEEP_ENABLE() SET_BIT(RCC->APB1SMENR, (RCC_APB1SMENR_LPTIM1SMEN))
Õ    __HAL_RCC_TIM2_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APB1SMENR, (RCC_APB1SMENR_TIM2SMEN))
Ö    __HAL_RCC_TIM3_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APB1SMENR, (RCC_APB1SMENR_TIM3SMEN))
×    __HAL_RCC_TIM6_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APB1SMENR, (RCC_APB1SMENR_TIM6SMEN))
Ø    __HAL_RCC_TIM7_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APB1SMENR, (RCC_APB1SMENR_TIM7SMEN))
Ù    __HAL_RCC_SPI2_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APB1SMENR, (RCC_APB1SMENR_SPI2SMEN))
Ú    __HAL_RCC_USART2_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APB1SMENR, (RCC_APB1SMENR_USART2SMEN))
Û    __HAL_RCC_USART4_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APB1SMENR, (RCC_APB1SMENR_USART4SMEN))
Ü    __HAL_RCC_USART5_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APB1SMENR, (RCC_APB1SMENR_USART5SMEN))
Ý    __HAL_RCC_LPUART1_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APB1SMENR, (RCC_APB1SMENR_LPUART1SMEN))
Þ    __HAL_RCC_I2C1_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APB1SMENR, (RCC_APB1SMENR_I2C1SMEN))
ß    __HAL_RCC_I2C2_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APB1SMENR, (RCC_APB1SMENR_I2C2SMEN))
à    __HAL_RCC_I2C3_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APB1SMENR, (RCC_APB1SMENR_I2C3SMEN))
á    __HAL_RCC_DAC_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APB1SMENR, (RCC_APB1SMENR_DACSMEN))
â    __HAL_RCC_LPTIM1_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APB1SMENR, (RCC_APB1SMENR_LPTIM1SMEN))
ä    __HAL_RCC_TIM2_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APB1SMENR, RCC_APB1SMENR_TIM2SMEN) != 0U)
å    __HAL_RCC_TIM3_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APB1SMENR, RCC_APB1SMENR_TIM3SMEN) != 0U)
æ    __HAL_RCC_TIM6_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APB1SMENR, RCC_APB1SMENR_TIM6SMEN) != 0U)
ç    __HAL_RCC_TIM7_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APB1SMENR, RCC_APB1SMENR_TIM7SMEN) != 0U)
è    __HAL_RCC_SPI2_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APB1SMENR, RCC_APB1SMENR_SPI2SMEN) != 0U)
é    __HAL_RCC_USART2_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APB1SMENR, RCC_APB1SMENR_USART2SMEN) != 0U)
ê    __HAL_RCC_USART4_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APB1SMENR, RCC_APB1SMENR_USART4SMEN) != 0U)
ë    __HAL_RCC_USART5_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APB1SMENR, RCC_APB1SMENR_USART5SMEN) != 0U)
ì    __HAL_RCC_LPUART1_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APB1SMENR, RCC_APB1SMENR_LPUART1SMEN) != 0U)
í    __HAL_RCC_I2C1_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APB1SMENR, RCC_APB1SMENR_I2C1SMEN) != 0U)
î    __HAL_RCC_I2C2_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APB1SMENR, RCC_APB1SMENR_I2C2SMEN) != 0U)
ï    __HAL_RCC_I2C3_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APB1SMENR, RCC_APB1SMENR_I2C3SMEN) != 0U)
ð    __HAL_RCC_DAC_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APB1SMENR, RCC_APB1SMENR_DACSMEN) != 0U)
ñ    __HAL_RCC_LPTIM1_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APB1SMENR, RCC_APB1SMENR_LPTIM1SMEN) != 0U)
ò    __HAL_RCC_TIM2_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APB1SMENR, RCC_APB1SMENR_TIM2SMEN) == 0U)
ó    __HAL_RCC_TIM3_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APB1SMENR, RCC_APB1SMENR_TIM3SMEN) == 0U)
ô    __HAL_RCC_TIM6_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APB1SMENR, RCC_APB1SMENR_TIM6SMEN) == 0U)
õ    __HAL_RCC_TIM7_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APB1SMENR, RCC_APB1SMENR_TIM7SMEN) == 0U)
ö    __HAL_RCC_SPI2_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APB1SMENR, RCC_APB1SMENR_SPI2SMEN) == 0U)
÷    __HAL_RCC_USART2_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APB1SMENR, RCC_APB1SMENR_USART2SMEN) == 0U)
ø    __HAL_RCC_USART4_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APB1SMENR, RCC_APB1SMENR_USART4SMEN) == 0U)
ù    __HAL_RCC_USART5_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APB1SMENR, RCC_APB1SMENR_USART5SMEN) == 0U)
ú    __HAL_RCC_LPUART1_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APB1SMENR, RCC_APB1SMENR_LPUART1SMEN) == 0U)
û    __HAL_RCC_I2C1_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APB1SMENR, RCC_APB1SMENR_I2C1SMEN) == 0U)
ü    __HAL_RCC_I2C2_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APB1SMENR, RCC_APB1SMENR_I2C2SMEN) == 0U)
ý    __HAL_RCC_I2C3_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APB1SMENR, RCC_APB1SMENR_I2C3SMEN) == 0U)
þ    __HAL_RCC_DAC_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APB1SMENR, RCC_APB1SMENR_DACSMEN) == 0U)
ÿ    __HAL_RCC_LPTIM1_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APB1SMENR, RCC_APB1SMENR_LPTIM1SMEN) == 0U)
Ê
__HAL_RCC_TIM21_CLK_SLEEP_ENABLE() SET_BIT(RCC->APB2SMENR, (RCC_APB2SMENR_TIM21SMEN))
Ì
__HAL_RCC_TIM22_CLK_SLEEP_ENABLE() SET_BIT(RCC->APB2SMENR, (RCC_APB2SMENR_TIM22SMEN))
Î
__HAL_RCC_ADC1_CLK_SLEEP_ENABLE() SET_BIT(RCC->APB2SMENR, (RCC_APB2SMENR_ADC1SMEN))
Ï
__HAL_RCC_SPI1_CLK_SLEEP_ENABLE() SET_BIT(RCC->APB2SMENR, (RCC_APB2SMENR_SPI1SMEN))
Ð
__HAL_RCC_USART1_CLK_SLEEP_ENABLE() SET_BIT(RCC->APB2SMENR, (RCC_APB2SMENR_USART1SMEN))
Ò
__HAL_RCC_TIM21_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APB2SMENR, (RCC_APB2SMENR_TIM21SMEN))
Ô
__HAL_RCC_TIM22_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APB2SMENR, (RCC_APB2SMENR_TIM22SMEN))
Ö
__HAL_RCC_ADC1_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APB2SMENR, (RCC_APB2SMENR_ADC1SMEN))
×
__HAL_RCC_SPI1_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APB2SMENR, (RCC_APB2SMENR_SPI1SMEN))
Ø
__HAL_RCC_USART1_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APB2SMENR, (RCC_APB2SMENR_USART1SMEN))
Ú
__HAL_RCC_TIM21_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APB2SMENR, RCC_APB2SMENR_TIM21SMEN) != 0U)
Ü
__HAL_RCC_TIM22_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APB2SMENR, RCC_APB2SMENR_TIM22SMEN) != 0U)
Þ
__HAL_RCC_ADC1_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APB2SMENR, RCC_APB2SMENR_ADC1SMEN) != 0U)
ß
__HAL_RCC_SPI1_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APB2SMENR, RCC_APB2SMENR_SPI1SMEN) != 0U)
à
__HAL_RCC_USART1_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APB2SMENR, RCC_APB2SMENR_USART1SMEN) != 0U)
â
__HAL_RCC_TIM21_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APB2SMENR, (RCC_APB2SMENR_TIM21SMEN) == 0U)
ä
__HAL_RCC_TIM22_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APB2SMENR, (RCC_APB2SMENR_TIM22SMEN) == 0U)
æ
__HAL_RCC_ADC1_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APB2SMENR, (RCC_APB2SMENR_ADC1SMEN) == 0U)
ç
__HAL_RCC_SPI1_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APB2SMENR, (RCC_APB2SMENR_SPI1SMEN) == 0U)
è
__HAL_RCC_USART1_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APB2SMENR, (RCC_APB2SMENR_USART1SMEN) == 0U)
ù
__HAL_RCC_LSECSS_EXTI_ENABLE_IT() SET_BIT(EXTI->IMR, RCC_EXTI_LINE_LSECSS)
ÿ
__HAL_RCC_LSECSS_EXTI_DISABLE_IT() CLEAR_BIT(EXTI->IMR, RCC_EXTI_LINE_LSECSS)
…__HAL_RCC_LSECSS_EXTI_ENABLE_EVENT() SET_BIT(EXTI->EMR, RCC_EXTI_LINE_LSECSS)
‹__HAL_RCC_LSECSS_EXTI_DISABLE_EVENT() CLEAR_BIT(EXTI->EMR, RCC_EXTI_LINE_LSECSS)
’__HAL_RCC_LSECSS_EXTI_ENABLE_FALLING_EDGE() SET_BIT(EXTI->FTSR, RCC_EXTI_LINE_LSECSS)
™__HAL_RCC_LSECSS_EXTI_DISABLE_FALLING_EDGE() CLEAR_BIT(EXTI->FTSR, RCC_EXTI_LINE_LSECSS)
 __HAL_RCC_LSECSS_EXTI_ENABLE_RISING_EDGE() SET_BIT(EXTI->RTSR, RCC_EXTI_LINE_LSECSS)
¦__HAL_RCC_LSECSS_EXTI_DISABLE_RISING_EDGE() CLEAR_BIT(EXTI->RTSR, RCC_EXTI_LINE_LSECSS)
¬__HAL_RCC_LSECSS_EXTI_ENABLE_RISING_FALLING_EDGE() do { __HAL_RCC_LSECSS_EXTI_ENABLE_RISING_EDGE(); __HAL_RCC_LSECSS_EXTI_ENABLE_FALLING_EDGE(); } while(0)
¶__HAL_RCC_LSECSS_EXTI_DISABLE_RISING_FALLING_EDGE() do { __HAL_RCC_LSECSS_EXTI_DISABLE_RISING_EDGE(); __HAL_RCC_LSECSS_EXTI_DISABLE_FALLING_EDGE(); } while(0)
À__HAL_RCC_LSECSS_EXTI_GET_FLAG() (EXTI->PR & (RCC_EXTI_LINE_LSECSS))
Æ__HAL_RCC_LSECSS_EXTI_CLEAR_FLAG() (EXTI->PR = (RCC_EXTI_LINE_LSECSS))
Ì__HAL_RCC_LSECSS_EXTI_GENERATE_SWIT() SET_BIT(EXTI->SWIER, RCC_EXTI_LINE_LSECSS)
ü__HAL_RCC_I2C1_CONFIG(__I2C1_CLKSOURCE__) MODIFY_REG(RCC->CCIPR, RCC_CCIPR_I2C1SEL, (uint32_t)(__I2C1_CLKSOURCE__))
…__HAL_RCC_GET_I2C1_SOURCE() ((uint32_t)(READ_BIT(RCC->CCIPR, RCC_CCIPR_I2C1SEL)))
__HAL_RCC_I2C3_CONFIG(__I2C3_CLKSOURCE__) MODIFY_REG(RCC->CCIPR, RCC_CCIPR_I2C3SEL, (uint32_t)(__I2C3_CLKSOURCE__))
™__HAL_RCC_GET_I2C3_SOURCE() ((uint32_t)(READ_BIT(RCC->CCIPR, RCC_CCIPR_I2C3SEL)))
§__HAL_RCC_USART1_CONFIG(__USART1_CLKSOURCE__) MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, (uint32_t)(__USART1_CLKSOURCE__))
±__HAL_RCC_GET_USART1_SOURCE() ((uint32_t)(READ_BIT(RCC->CCIPR, RCC_CCIPR_USART1SEL)))
½__HAL_RCC_USART2_CONFIG(__USART2_CLKSOURCE__) MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART2SEL, (uint32_t)(__USART2_CLKSOURCE__))
Ç__HAL_RCC_GET_USART2_SOURCE() ((uint32_t)(READ_BIT(RCC->CCIPR, RCC_CCIPR_USART2SEL)))
Ò__HAL_RCC_LPUART1_CONFIG(__LPUART1_CLKSOURCE__) MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, (uint32_t)(__LPUART1_CLKSOURCE__))
Ü__HAL_RCC_GET_LPUART1_SOURCE() ((uint32_t)(READ_BIT(RCC->CCIPR, RCC_CCIPR_LPUART1SEL)))
ç__HAL_RCC_LPTIM1_CONFIG(__LPTIM1_CLKSOURCE__) MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPTIM1SEL, (uint32_t)(__LPTIM1_CLKSOURCE__))
ñ__HAL_RCC_GET_LPTIM1_SOURCE() ((uint32_t)(READ_BIT(RCC->CCIPR, RCC_CCIPR_LPTIM1SEL)))
´ __HAL_RCC_HSISTOP_ENABLE() SET_BIT(RCC->CR, RCC_CR_HSIKERON)
» __HAL_RCC_HSISTOP_DISABLE() CLEAR_BIT(RCC->CR, RCC_CR_HSIKERON)
Ç __HAL_RCC_LSEDRIVE_CONFIG(__RCC_LSEDRIVE__) (MODIFY_REG(RCC->CSR, RCC_CSR_LSEDRV, (uint32_t)(__RCC_LSEDRIVE__) ))
Ò __HAL_RCC_WAKEUPSTOP_CLK_CONFIG(__RCC_STOPWUCLK__) (MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, (uint32_t)(__RCC_STOPWUCLK__) ))
å__HAL_RCC_HSI_OUT_ENABLE() SET_BIT(RCC->CR, RCC_CR_HSIOUTEN)
ë__HAL_RCC_HSI_OUT_DISABLE() CLEAR_BIT(RCC->CR, RCC_CR_HSIOUTEN)

__STM32L0xx_HAL_DEF 
:UNUSED(X) (void)X
=HAL_MAX_DELAY 0xFFFFFFFFU
?HAL_IS_BIT_SET(REG,BIT) (((REG) & (BIT)) == (BIT))
@HAL_IS_BIT_CLR(REG,BIT) (((REG) & (BIT)) == 0U)
B__HAL_LINKDMA(__HANDLE__,__PPP_DMA_FIELD__,__DMA_HANDLE__) do{ (__HANDLE__)->__PPP_DMA_FIELD__ = &(__DMA_HANDLE__); (__DMA_HANDLE__).Parent = (__HANDLE__); } while(0)
W__HAL_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = 0U)
___HAL_LOCK(__HANDLE__) do{ if((__HANDLE__)->Lock == HAL_LOCKED) { return HAL_BUSY; } else { (__HANDLE__)->Lock = HAL_LOCKED; } }while (0)
k__HAL_UNLOCK(__HANDLE__) do{ (__HANDLE__)->Lock = HAL_UNLOCKED; }while (0)
–
__ALIGN_END 
š
__ALIGN_BEGIN __align(4)
®
__RAM_FUNC 
°
__NOINLINE __attribute__ ( (noinline) )

(__STM32L0xx_H 
6STM32L0 
h__STM32L0xx_CMSIS_VERSION_MAIN (0x01)
i__STM32L0xx_CMSIS_VERSION_SUB1 (0x09)
j__STM32L0xx_CMSIS_VERSION_SUB2 (0x03)
k__STM32L0xx_CMSIS_VERSION_RC (0x00)
l__STM32L0xx_CMSIS_VERSION ((__STM32L0xx_CMSIS_VERSION_MAIN << 24) |(__STM32L0xx_CMSIS_VERSION_SUB1 << 16) |(__STM32L0xx_CMSIS_VERSION_SUB2 << 8 ) |(__STM32L0xx_CMSIS_VERSION_RC))“

´
IS_FUNCTIONAL_STATE(STATE) (((STATE) == DISABLE) || ((STATE) == ENABLE))
Ä
SET_BIT(REG,BIT) ((REG) |= (BIT))
Æ
CLEAR_BIT(REG,BIT) ((REG) &= ~(BIT))
È
READ_BIT(REG,BIT) ((REG) & (BIT))
Ê
CLEAR_REG(REG) ((REG) = (0x0))
Ì
WRITE_REG(REG,VAL) ((REG) = (VAL))
Î
READ_REG(REG) ((REG))
Ð
MODIFY_REG(REG,CLEARMASK,SETMASK) WRITE_REG((REG), (((READ_REG(REG)) & (~(CLEARMASK))) | (SETMASK)))
Ô
ATOMIC_SET_BIT(REG,BIT) do { uint32_t primask; primask = __get_PRIMASK(); __set_PRIMASK(1); SET_BIT((REG), (BIT)); __set_PRIMASK(primask); } while(0)
Þ
ATOMIC_CLEAR_BIT(REG,BIT) do { uint32_t primask; primask = __get_PRIMASK(); __set_PRIMASK(1); CLEAR_BIT((REG), (BIT)); __set_PRIMASK(primask); } while(0)
è
ATOMIC_MODIFY_REG(REG,CLEARMSK,SETMASK) do { uint32_t primask; primask = __get_PRIMASK(); __set_PRIMASK(1); MODIFY_REG((REG), (CLEARMSK), (SETMASK)); __set_PRIMASK(primask); } while(0)
ò
ATOMIC_SETH_BIT(REG,BIT) ATOMIC_SET_BIT(REG, BIT)
õ
ATOMIC_CLEARH_BIT(REG,BIT) ATOMIC_CLEAR_BIT(REG, BIT)
ø
ATOMIC_MODIFYH_REG(REG,CLEARMSK,SETMASK) ATOMIC_MODIFY_REG(REG, CLEARMSK, SETMASK)ÿ


$__STM32L071xx_H 
1__CM0PLUS_REV 0U
2__MPU_PRESENT 1U
3__VTOR_PRESENT 1U
4__NVIC_PRIO_BITS 2U
5__Vendor_SysTickConfig 0Uqrs
ýFLASH_BASE (0x08000000UL)
ÿDATA_EEPROM_BASE (0x08080000UL)
€DATA_EEPROM_BANK2_BASE (0x08080C00UL)
DATA_EEPROM_BANK1_END (0x08080BFFUL)
‚DATA_EEPROM_BANK2_END (0x080817FFUL)
ƒSRAM_BASE (0x20000000UL)
„SRAM_SIZE_MAX (0x00005000UL)
†PERIPH_BASE (0x40000000UL)
‰APBPERIPH_BASE PERIPH_BASE
ŠAHBPERIPH_BASE (PERIPH_BASE + 0x00020000UL)
‹IOPPERIPH_BASE (PERIPH_BASE + 0x10000000UL)
TIM2_BASE (APBPERIPH_BASE + 0x00000000UL)
ŽTIM3_BASE (APBPERIPH_BASE + 0x00000400UL)
TIM6_BASE (APBPERIPH_BASE + 0x00001000UL)
TIM7_BASE (APBPERIPH_BASE + 0x00001400UL)
‘RTC_BASE (APBPERIPH_BASE + 0x00002800UL)
’WWDG_BASE (APBPERIPH_BASE + 0x00002C00UL)
“IWDG_BASE (APBPERIPH_BASE + 0x00003000UL)
”SPI2_BASE (APBPERIPH_BASE + 0x00003800UL)
•USART2_BASE (APBPERIPH_BASE + 0x00004400UL)
–LPUART1_BASE (APBPERIPH_BASE + 0x00004800UL)
—USART4_BASE (APBPERIPH_BASE + 0x00004C00UL)
˜USART5_BASE (APBPERIPH_BASE + 0x00005000UL)
™I2C1_BASE (APBPERIPH_BASE + 0x00005400UL)
šI2C2_BASE (APBPERIPH_BASE + 0x00005800UL)
›PWR_BASE (APBPERIPH_BASE + 0x00007000UL)
œLPTIM1_BASE (APBPERIPH_BASE + 0x00007C00UL)
I2C3_BASE (APBPERIPH_BASE + 0x00007800UL)
ŸSYSCFG_BASE (APBPERIPH_BASE + 0x00010000UL)
 COMP1_BASE (APBPERIPH_BASE + 0x00010018UL)
¡COMP2_BASE (APBPERIPH_BASE + 0x0001001CUL)
¢COMP12_COMMON ((COMP_Common_TypeDef *) COMP1_BASE)
£EXTI_BASE (APBPERIPH_BASE + 0x00010400UL)
¤TIM21_BASE (APBPERIPH_BASE + 0x00010800UL)
¥TIM22_BASE (APBPERIPH_BASE + 0x00011400UL)
¦FIREWALL_BASE (APBPERIPH_BASE + 0x00011C00UL)
§ADC1_BASE (APBPERIPH_BASE + 0x00012400UL)
¨ADC_BASE (APBPERIPH_BASE + 0x00012708UL)
©SPI1_BASE (APBPERIPH_BASE + 0x00013000UL)
ªUSART1_BASE (APBPERIPH_BASE + 0x00013800UL)
«DBGMCU_BASE (APBPERIPH_BASE + 0x00015800UL)
­DMA1_BASE (AHBPERIPH_BASE + 0x00000000UL)
®DMA1_Channel1_BASE (DMA1_BASE + 0x00000008UL)
¯DMA1_Channel2_BASE (DMA1_BASE + 0x0000001CUL)
°DMA1_Channel3_BASE (DMA1_BASE + 0x00000030UL)
±DMA1_Channel4_BASE (DMA1_BASE + 0x00000044UL)
²DMA1_Channel5_BASE (DMA1_BASE + 0x00000058UL)
³DMA1_Channel6_BASE (DMA1_BASE + 0x0000006CUL)
´DMA1_Channel7_BASE (DMA1_BASE + 0x00000080UL)
µDMA1_CSELR_BASE (DMA1_BASE + 0x000000A8UL)
¸RCC_BASE (AHBPERIPH_BASE + 0x00001000UL)
¹FLASH_R_BASE (AHBPERIPH_BASE + 0x00002000UL)
ºOB_BASE (0x1FF80000UL)
»FLASHSIZE_BASE (0x1FF8007CUL)
¼UID_BASE (0x1FF80050UL)
½CRC_BASE (AHBPERIPH_BASE + 0x00003000UL)
¿GPIOA_BASE (IOPPERIPH_BASE + 0x00000000UL)
ÀGPIOB_BASE (IOPPERIPH_BASE + 0x00000400UL)
ÁGPIOC_BASE (IOPPERIPH_BASE + 0x00000800UL)
ÂGPIOD_BASE (IOPPERIPH_BASE + 0x00000C00UL)
ÃGPIOE_BASE (IOPPERIPH_BASE + 0x00001000UL)
ÄGPIOH_BASE (IOPPERIPH_BASE + 0x00001C00UL)
ÎTIM2 ((TIM_TypeDef *) TIM2_BASE)
ÏTIM3 ((TIM_TypeDef *) TIM3_BASE)
ÐTIM6 ((TIM_TypeDef *) TIM6_BASE)
ÑTIM7 ((TIM_TypeDef *) TIM7_BASE)
ÒRTC ((RTC_TypeDef *) RTC_BASE)
ÓWWDG ((WWDG_TypeDef *) WWDG_BASE)
ÔIWDG ((IWDG_TypeDef *) IWDG_BASE)
ÕSPI2 ((SPI_TypeDef *) SPI2_BASE)
ÖUSART2 ((USART_TypeDef *) USART2_BASE)
×LPUART1 ((USART_TypeDef *) LPUART1_BASE)
ØI2C1 ((I2C_TypeDef *) I2C1_BASE)
ÙI2C2 ((I2C_TypeDef *) I2C2_BASE)
ÚI2C3 ((I2C_TypeDef *) I2C3_BASE)
ÛPWR ((PWR_TypeDef *) PWR_BASE)
ÜLPTIM1 ((LPTIM_TypeDef *) LPTIM1_BASE)
ÝUSART4 ((USART_TypeDef *) USART4_BASE)
ÞUSART5 ((USART_TypeDef *) USART5_BASE)
àSYSCFG ((SYSCFG_TypeDef *) SYSCFG_BASE)
áCOMP1 ((COMP_TypeDef *) COMP1_BASE)
âCOMP2 ((COMP_TypeDef *) COMP2_BASE)
ãEXTI ((EXTI_TypeDef *) EXTI_BASE)
äTIM21 ((TIM_TypeDef *) TIM21_BASE)
åTIM22 ((TIM_TypeDef *) TIM22_BASE)
æFIREWALL ((FIREWALL_TypeDef *) FIREWALL_BASE)
çADC1 ((ADC_TypeDef *) ADC1_BASE)
èADC1_COMMON ((ADC_Common_TypeDef *) ADC_BASE)
êADC ADC1_COMMON
ëSPI1 ((SPI_TypeDef *) SPI1_BASE)
ìUSART1 ((USART_TypeDef *) USART1_BASE)
íDBGMCU ((DBGMCU_TypeDef *) DBGMCU_BASE)
ïDMA1 ((DMA_TypeDef *) DMA1_BASE)
ðDMA1_Channel1 ((DMA_Channel_TypeDef *) DMA1_Channel1_BASE)
ñDMA1_Channel2 ((DMA_Channel_TypeDef *) DMA1_Channel2_BASE)
òDMA1_Channel3 ((DMA_Channel_TypeDef *) DMA1_Channel3_BASE)
óDMA1_Channel4 ((DMA_Channel_TypeDef *) DMA1_Channel4_BASE)
ôDMA1_Channel5 ((DMA_Channel_TypeDef *) DMA1_Channel5_BASE)
õDMA1_Channel6 ((DMA_Channel_TypeDef *) DMA1_Channel6_BASE)
öDMA1_Channel7 ((DMA_Channel_TypeDef *) DMA1_Channel7_BASE)
÷DMA1_CSELR ((DMA_Request_TypeDef *) DMA1_CSELR_BASE)
úFLASH ((FLASH_TypeDef *) FLASH_R_BASE)
ûOB ((OB_TypeDef *) OB_BASE)
üRCC ((RCC_TypeDef *) RCC_BASE)
ýCRC ((CRC_TypeDef *) CRC_BASE)
ÿGPIOA ((GPIO_TypeDef *) GPIOA_BASE)
€GPIOB ((GPIO_TypeDef *) GPIOB_BASE)
GPIOC ((GPIO_TypeDef *) GPIOC_BASE)
‚GPIOD ((GPIO_TypeDef *) GPIOD_BASE)
ƒGPIOE ((GPIO_TypeDef *) GPIOE_BASE)
„GPIOH ((GPIO_TypeDef *) GPIOH_BASE)
‘LSI_STARTUP_TIME 200U
¤ADC_ISR_EOCAL_Pos (11U)
¥ADC_ISR_EOCAL_Msk (0x1UL << ADC_ISR_EOCAL_Pos)
¦ADC_ISR_EOCAL ADC_ISR_EOCAL_Msk
§ADC_ISR_AWD_Pos (7U)
¨ADC_ISR_AWD_Msk (0x1UL << ADC_ISR_AWD_Pos)
©ADC_ISR_AWD ADC_ISR_AWD_Msk
ªADC_ISR_OVR_Pos (4U)
«ADC_ISR_OVR_Msk (0x1UL << ADC_ISR_OVR_Pos)
¬ADC_ISR_OVR ADC_ISR_OVR_Msk
­ADC_ISR_EOSEQ_Pos (3U)
®ADC_ISR_EOSEQ_Msk (0x1UL << ADC_ISR_EOSEQ_Pos)
¯ADC_ISR_EOSEQ ADC_ISR_EOSEQ_Msk
°ADC_ISR_EOC_Pos (2U)
±ADC_ISR_EOC_Msk (0x1UL << ADC_ISR_EOC_Pos)
²ADC_ISR_EOC ADC_ISR_EOC_Msk
³ADC_ISR_EOSMP_Pos (1U)
´ADC_ISR_EOSMP_Msk (0x1UL << ADC_ISR_EOSMP_Pos)
µADC_ISR_EOSMP ADC_ISR_EOSMP_Msk
¶ADC_ISR_ADRDY_Pos (0U)
·ADC_ISR_ADRDY_Msk (0x1UL << ADC_ISR_ADRDY_Pos)
¸ADC_ISR_ADRDY ADC_ISR_ADRDY_Msk
»ADC_ISR_EOS ADC_ISR_EOSEQ
¾ADC_IER_EOCALIE_Pos (11U)
¿ADC_IER_EOCALIE_Msk (0x1UL << ADC_IER_EOCALIE_Pos)
ÀADC_IER_EOCALIE ADC_IER_EOCALIE_Msk
ÁADC_IER_AWDIE_Pos (7U)
ÂADC_IER_AWDIE_Msk (0x1UL << ADC_IER_AWDIE_Pos)
ÃADC_IER_AWDIE ADC_IER_AWDIE_Msk
ÄADC_IER_OVRIE_Pos (4U)
ÅADC_IER_OVRIE_Msk (0x1UL << ADC_IER_OVRIE_Pos)
ÆADC_IER_OVRIE ADC_IER_OVRIE_Msk
ÇADC_IER_EOSEQIE_Pos (3U)
ÈADC_IER_EOSEQIE_Msk (0x1UL << ADC_IER_EOSEQIE_Pos)
ÉADC_IER_EOSEQIE ADC_IER_EOSEQIE_Msk
ÊADC_IER_EOCIE_Pos (2U)
ËADC_IER_EOCIE_Msk (0x1UL << ADC_IER_EOCIE_Pos)
ÌADC_IER_EOCIE ADC_IER_EOCIE_Msk
ÍADC_IER_EOSMPIE_Pos (1U)
ÎADC_IER_EOSMPIE_Msk (0x1UL << ADC_IER_EOSMPIE_Pos)
ÏADC_IER_EOSMPIE ADC_IER_EOSMPIE_Msk
ÐADC_IER_ADRDYIE_Pos (0U)
ÑADC_IER_ADRDYIE_Msk (0x1UL << ADC_IER_ADRDYIE_Pos)
ÒADC_IER_ADRDYIE ADC_IER_ADRDYIE_Msk
ÕADC_IER_EOSIE ADC_IER_EOSEQIE
ØADC_CR_ADCAL_Pos (31U)
ÙADC_CR_ADCAL_Msk (0x1UL << ADC_CR_ADCAL_Pos)
ÚADC_CR_ADCAL ADC_CR_ADCAL_Msk
ÛADC_CR_ADVREGEN_Pos (28U)
ÜADC_CR_ADVREGEN_Msk (0x1UL << ADC_CR_ADVREGEN_Pos)
ÝADC_CR_ADVREGEN ADC_CR_ADVREGEN_Msk
ÞADC_CR_ADSTP_Pos (4U)
ßADC_CR_ADSTP_Msk (0x1UL << ADC_CR_ADSTP_Pos)
àADC_CR_ADSTP ADC_CR_ADSTP_Msk
áADC_CR_ADSTART_Pos (2U)
âADC_CR_ADSTART_Msk (0x1UL << ADC_CR_ADSTART_Pos)
ãADC_CR_ADSTART ADC_CR_ADSTART_Msk
äADC_CR_ADDIS_Pos (1U)
åADC_CR_ADDIS_Msk (0x1UL << ADC_CR_ADDIS_Pos)
æADC_CR_ADDIS ADC_CR_ADDIS_Msk
çADC_CR_ADEN_Pos (0U)
èADC_CR_ADEN_Msk (0x1UL << ADC_CR_ADEN_Pos)
éADC_CR_ADEN ADC_CR_ADEN_Msk
ìADC_CFGR1_AWDCH_Pos (26U)
íADC_CFGR1_AWDCH_Msk (0x1FUL << ADC_CFGR1_AWDCH_Pos)
îADC_CFGR1_AWDCH ADC_CFGR1_AWDCH_Msk
ïADC_CFGR1_AWDCH_0 (0x01UL << ADC_CFGR1_AWDCH_Pos)
ðADC_CFGR1_AWDCH_1 (0x02UL << ADC_CFGR1_AWDCH_Pos)
ñADC_CFGR1_AWDCH_2 (0x04UL << ADC_CFGR1_AWDCH_Pos)
òADC_CFGR1_AWDCH_3 (0x08UL << ADC_CFGR1_AWDCH_Pos)
óADC_CFGR1_AWDCH_4 (0x10UL << ADC_CFGR1_AWDCH_Pos)
ôADC_CFGR1_AWDEN_Pos (23U)
õADC_CFGR1_AWDEN_Msk (0x1UL << ADC_CFGR1_AWDEN_Pos)
öADC_CFGR1_AWDEN ADC_CFGR1_AWDEN_Msk
÷ADC_CFGR1_AWDSGL_Pos (22U)
øADC_CFGR1_AWDSGL_Msk (0x1UL << ADC_CFGR1_AWDSGL_Pos)
ùADC_CFGR1_AWDSGL ADC_CFGR1_AWDSGL_Msk
úADC_CFGR1_DISCEN_Pos (16U)
ûADC_CFGR1_DISCEN_Msk (0x1UL << ADC_CFGR1_DISCEN_Pos)
üADC_CFGR1_DISCEN ADC_CFGR1_DISCEN_Msk
ýADC_CFGR1_AUTOFF_Pos (15U)
þADC_CFGR1_AUTOFF_Msk (0x1UL << ADC_CFGR1_AUTOFF_Pos)
ÿADC_CFGR1_AUTOFF ADC_CFGR1_AUTOFF_Msk
€ADC_CFGR1_WAIT_Pos (14U)
ADC_CFGR1_WAIT_Msk (0x1UL << ADC_CFGR1_WAIT_Pos)
‚ADC_CFGR1_WAIT ADC_CFGR1_WAIT_Msk
ƒADC_CFGR1_CONT_Pos (13U)
„ADC_CFGR1_CONT_Msk (0x1UL << ADC_CFGR1_CONT_Pos)
…ADC_CFGR1_CONT ADC_CFGR1_CONT_Msk
†ADC_CFGR1_OVRMOD_Pos (12U)
‡ADC_CFGR1_OVRMOD_Msk (0x1UL << ADC_CFGR1_OVRMOD_Pos)
ˆADC_CFGR1_OVRMOD ADC_CFGR1_OVRMOD_Msk
‰ADC_CFGR1_EXTEN_Pos (10U)
ŠADC_CFGR1_EXTEN_Msk (0x3UL << ADC_CFGR1_EXTEN_Pos)
‹ADC_CFGR1_EXTEN ADC_CFGR1_EXTEN_Msk
ŒADC_CFGR1_EXTEN_0 (0x1UL << ADC_CFGR1_EXTEN_Pos)
ADC_CFGR1_EXTEN_1 (0x2UL << ADC_CFGR1_EXTEN_Pos)
ŽADC_CFGR1_EXTSEL_Pos (6U)
ADC_CFGR1_EXTSEL_Msk (0x7UL << ADC_CFGR1_EXTSEL_Pos)
ADC_CFGR1_EXTSEL ADC_CFGR1_EXTSEL_Msk
‘ADC_CFGR1_EXTSEL_0 (0x1UL << ADC_CFGR1_EXTSEL_Pos)
’ADC_CFGR1_EXTSEL_1 (0x2UL << ADC_CFGR1_EXTSEL_Pos)
“ADC_CFGR1_EXTSEL_2 (0x4UL << ADC_CFGR1_EXTSEL_Pos)
”ADC_CFGR1_ALIGN_Pos (5U)
•ADC_CFGR1_ALIGN_Msk (0x1UL << ADC_CFGR1_ALIGN_Pos)
–ADC_CFGR1_ALIGN ADC_CFGR1_ALIGN_Msk
—ADC_CFGR1_RES_Pos (3U)
˜ADC_CFGR1_RES_Msk (0x3UL << ADC_CFGR1_RES_Pos)
™ADC_CFGR1_RES ADC_CFGR1_RES_Msk
šADC_CFGR1_RES_0 (0x1UL << ADC_CFGR1_RES_Pos)
›ADC_CFGR1_RES_1 (0x2UL << ADC_CFGR1_RES_Pos)
œADC_CFGR1_SCANDIR_Pos (2U)
ADC_CFGR1_SCANDIR_Msk (0x1UL << ADC_CFGR1_SCANDIR_Pos)
žADC_CFGR1_SCANDIR ADC_CFGR1_SCANDIR_Msk
ŸADC_CFGR1_DMACFG_Pos (1U)
 ADC_CFGR1_DMACFG_Msk (0x1UL << ADC_CFGR1_DMACFG_Pos)
¡ADC_CFGR1_DMACFG ADC_CFGR1_DMACFG_Msk
¢ADC_CFGR1_DMAEN_Pos (0U)
£ADC_CFGR1_DMAEN_Msk (0x1UL << ADC_CFGR1_DMAEN_Pos)
¤ADC_CFGR1_DMAEN ADC_CFGR1_DMAEN_Msk
§ADC_CFGR1_AUTDLY ADC_CFGR1_WAIT
ªADC_CFGR2_TOVS_Pos (9U)
«ADC_CFGR2_TOVS_Msk (0x1UL << ADC_CFGR2_TOVS_Pos)
¬ADC_CFGR2_TOVS ADC_CFGR2_TOVS_Msk
­ADC_CFGR2_OVSS_Pos (5U)
®ADC_CFGR2_OVSS_Msk (0xFUL << ADC_CFGR2_OVSS_Pos)
¯ADC_CFGR2_OVSS ADC_CFGR2_OVSS_Msk
°ADC_CFGR2_OVSS_0 (0x1UL << ADC_CFGR2_OVSS_Pos)
±ADC_CFGR2_OVSS_1 (0x2UL << ADC_CFGR2_OVSS_Pos)
²ADC_CFGR2_OVSS_2 (0x4UL << ADC_CFGR2_OVSS_Pos)
³ADC_CFGR2_OVSS_3 (0x8UL << ADC_CFGR2_OVSS_Pos)
´ADC_CFGR2_OVSR_Pos (2U)
µADC_CFGR2_OVSR_Msk (0x7UL << ADC_CFGR2_OVSR_Pos)
¶ADC_CFGR2_OVSR ADC_CFGR2_OVSR_Msk
·ADC_CFGR2_OVSR_0 (0x1UL << ADC_CFGR2_OVSR_Pos)
¸ADC_CFGR2_OVSR_1 (0x2UL << ADC_CFGR2_OVSR_Pos)
¹ADC_CFGR2_OVSR_2 (0x4UL << ADC_CFGR2_OVSR_Pos)
ºADC_CFGR2_OVSE_Pos (0U)
»ADC_CFGR2_OVSE_Msk (0x1UL << ADC_CFGR2_OVSE_Pos)
¼ADC_CFGR2_OVSE ADC_CFGR2_OVSE_Msk
½ADC_CFGR2_CKMODE_Pos (30U)
¾ADC_CFGR2_CKMODE_Msk (0x3UL << ADC_CFGR2_CKMODE_Pos)
¿ADC_CFGR2_CKMODE ADC_CFGR2_CKMODE_Msk
ÀADC_CFGR2_CKMODE_0 (0x1UL << ADC_CFGR2_CKMODE_Pos)
ÁADC_CFGR2_CKMODE_1 (0x2UL << ADC_CFGR2_CKMODE_Pos)
ÅADC_SMPR_SMP_Pos (0U)
ÆADC_SMPR_SMP_Msk (0x7UL << ADC_SMPR_SMP_Pos)
ÇADC_SMPR_SMP ADC_SMPR_SMP_Msk
ÈADC_SMPR_SMP_0 (0x1UL << ADC_SMPR_SMP_Pos)
ÉADC_SMPR_SMP_1 (0x2UL << ADC_SMPR_SMP_Pos)
ÊADC_SMPR_SMP_2 (0x4UL << ADC_SMPR_SMP_Pos)
ÍADC_SMPR_SMPR ADC_SMPR_SMP
ÎADC_SMPR_SMPR_0 ADC_SMPR_SMP_0
ÏADC_SMPR_SMPR_1 ADC_SMPR_SMP_1
ÐADC_SMPR_SMPR_2 ADC_SMPR_SMP_2
ÓADC_TR_HT_Pos (16U)
ÔADC_TR_HT_Msk (0xFFFUL << ADC_TR_HT_Pos)
ÕADC_TR_HT ADC_TR_HT_Msk
ÖADC_TR_LT_Pos (0U)
×ADC_TR_LT_Msk (0xFFFUL << ADC_TR_LT_Pos)
ØADC_TR_LT ADC_TR_LT_Msk
ÛADC_CHSELR_CHSEL_Pos (0U)
ÜADC_CHSELR_CHSEL_Msk (0x7FFFFUL << ADC_CHSELR_CHSEL_Pos)
ÝADC_CHSELR_CHSEL ADC_CHSELR_CHSEL_Msk
ÞADC_CHSELR_CHSEL18_Pos (18U)
ßADC_CHSELR_CHSEL18_Msk (0x1UL << ADC_CHSELR_CHSEL18_Pos)
àADC_CHSELR_CHSEL18 ADC_CHSELR_CHSEL18_Msk
áADC_CHSELR_CHSEL17_Pos (17U)
âADC_CHSELR_CHSEL17_Msk (0x1UL << ADC_CHSELR_CHSEL17_Pos)
ãADC_CHSELR_CHSEL17 ADC_CHSELR_CHSEL17_Msk
äADC_CHSELR_CHSEL15_Pos (15U)
åADC_CHSELR_CHSEL15_Msk (0x1UL << ADC_CHSELR_CHSEL15_Pos)
æADC_CHSELR_CHSEL15 ADC_CHSELR_CHSEL15_Msk
çADC_CHSELR_CHSEL14_Pos (14U)
èADC_CHSELR_CHSEL14_Msk (0x1UL << ADC_CHSELR_CHSEL14_Pos)
éADC_CHSELR_CHSEL14 ADC_CHSELR_CHSEL14_Msk
êADC_CHSELR_CHSEL13_Pos (13U)
ëADC_CHSELR_CHSEL13_Msk (0x1UL << ADC_CHSELR_CHSEL13_Pos)
ìADC_CHSELR_CHSEL13 ADC_CHSELR_CHSEL13_Msk
íADC_CHSELR_CHSEL12_Pos (12U)
îADC_CHSELR_CHSEL12_Msk (0x1UL << ADC_CHSELR_CHSEL12_Pos)
ïADC_CHSELR_CHSEL12 ADC_CHSELR_CHSEL12_Msk
ðADC_CHSELR_CHSEL11_Pos (11U)
ñADC_CHSELR_CHSEL11_Msk (0x1UL << ADC_CHSELR_CHSEL11_Pos)
òADC_CHSELR_CHSEL11 ADC_CHSELR_CHSEL11_Msk
óADC_CHSELR_CHSEL10_Pos (10U)
ôADC_CHSELR_CHSEL10_Msk (0x1UL << ADC_CHSELR_CHSEL10_Pos)
õADC_CHSELR_CHSEL10 ADC_CHSELR_CHSEL10_Msk
öADC_CHSELR_CHSEL9_Pos (9U)
÷ADC_CHSELR_CHSEL9_Msk (0x1UL << ADC_CHSELR_CHSEL9_Pos)
øADC_CHSELR_CHSEL9 ADC_CHSELR_CHSEL9_Msk
ùADC_CHSELR_CHSEL8_Pos (8U)
úADC_CHSELR_CHSEL8_Msk (0x1UL << ADC_CHSELR_CHSEL8_Pos)
ûADC_CHSELR_CHSEL8 ADC_CHSELR_CHSEL8_Msk
üADC_CHSELR_CHSEL7_Pos (7U)
ýADC_CHSELR_CHSEL7_Msk (0x1UL << ADC_CHSELR_CHSEL7_Pos)
þADC_CHSELR_CHSEL7 ADC_CHSELR_CHSEL7_Msk
ÿADC_CHSELR_CHSEL6_Pos (6U)
€ADC_CHSELR_CHSEL6_Msk (0x1UL << ADC_CHSELR_CHSEL6_Pos)
ADC_CHSELR_CHSEL6 ADC_CHSELR_CHSEL6_Msk
‚ADC_CHSELR_CHSEL5_Pos (5U)
ƒADC_CHSELR_CHSEL5_Msk (0x1UL << ADC_CHSELR_CHSEL5_Pos)
„ADC_CHSELR_CHSEL5 ADC_CHSELR_CHSEL5_Msk
…ADC_CHSELR_CHSEL4_Pos (4U)
†ADC_CHSELR_CHSEL4_Msk (0x1UL << ADC_CHSELR_CHSEL4_Pos)
‡ADC_CHSELR_CHSEL4 ADC_CHSELR_CHSEL4_Msk
ˆADC_CHSELR_CHSEL3_Pos (3U)
‰ADC_CHSELR_CHSEL3_Msk (0x1UL << ADC_CHSELR_CHSEL3_Pos)
ŠADC_CHSELR_CHSEL3 ADC_CHSELR_CHSEL3_Msk
‹ADC_CHSELR_CHSEL2_Pos (2U)
ŒADC_CHSELR_CHSEL2_Msk (0x1UL << ADC_CHSELR_CHSEL2_Pos)
ADC_CHSELR_CHSEL2 ADC_CHSELR_CHSEL2_Msk
ŽADC_CHSELR_CHSEL1_Pos (1U)
ADC_CHSELR_CHSEL1_Msk (0x1UL << ADC_CHSELR_CHSEL1_Pos)
ADC_CHSELR_CHSEL1 ADC_CHSELR_CHSEL1_Msk
‘ADC_CHSELR_CHSEL0_Pos (0U)
’ADC_CHSELR_CHSEL0_Msk (0x1UL << ADC_CHSELR_CHSEL0_Pos)
“ADC_CHSELR_CHSEL0 ADC_CHSELR_CHSEL0_Msk
–ADC_DR_DATA_Pos (0U)
—ADC_DR_DATA_Msk (0xFFFFUL << ADC_DR_DATA_Pos)
˜ADC_DR_DATA ADC_DR_DATA_Msk
›ADC_CALFACT_CALFACT_Pos (0U)
œADC_CALFACT_CALFACT_Msk (0x7FUL << ADC_CALFACT_CALFACT_Pos)
ADC_CALFACT_CALFACT ADC_CALFACT_CALFACT_Msk
 ADC_CCR_LFMEN_Pos (25U)
¡ADC_CCR_LFMEN_Msk (0x1UL << ADC_CCR_LFMEN_Pos)
¢ADC_CCR_LFMEN ADC_CCR_LFMEN_Msk
£ADC_CCR_TSEN_Pos (23U)
¤ADC_CCR_TSEN_Msk (0x1UL << ADC_CCR_TSEN_Pos)
¥ADC_CCR_TSEN ADC_CCR_TSEN_Msk
¦ADC_CCR_VREFEN_Pos (22U)
§ADC_CCR_VREFEN_Msk (0x1UL << ADC_CCR_VREFEN_Pos)
¨ADC_CCR_VREFEN ADC_CCR_VREFEN_Msk
©ADC_CCR_PRESC_Pos (18U)
ªADC_CCR_PRESC_Msk (0xFUL << ADC_CCR_PRESC_Pos)
«ADC_CCR_PRESC ADC_CCR_PRESC_Msk
¬ADC_CCR_PRESC_0 (0x1UL << ADC_CCR_PRESC_Pos)
­ADC_CCR_PRESC_1 (0x2UL << ADC_CCR_PRESC_Pos)
®ADC_CCR_PRESC_2 (0x4UL << ADC_CCR_PRESC_Pos)
¯ADC_CCR_PRESC_3 (0x8UL << ADC_CCR_PRESC_Pos)
¸COMP_CSR_COMP1EN_Pos (0U)
¹COMP_CSR_COMP1EN_Msk (0x1UL << COMP_CSR_COMP1EN_Pos)
ºCOMP_CSR_COMP1EN COMP_CSR_COMP1EN_Msk
»COMP_CSR_COMP1INNSEL_Pos (4U)
¼COMP_CSR_COMP1INNSEL_Msk (0x3UL << COMP_CSR_COMP1INNSEL_Pos)
½COMP_CSR_COMP1INNSEL COMP_CSR_COMP1INNSEL_Msk
¾COMP_CSR_COMP1INNSEL_0 (0x1UL << COMP_CSR_COMP1INNSEL_Pos)
¿COMP_CSR_COMP1INNSEL_1 (0x2UL << COMP_CSR_COMP1INNSEL_Pos)
ÀCOMP_CSR_COMP1WM_Pos (8U)
ÁCOMP_CSR_COMP1WM_Msk (0x1UL << COMP_CSR_COMP1WM_Pos)
ÂCOMP_CSR_COMP1WM COMP_CSR_COMP1WM_Msk
ÃCOMP_CSR_COMP1LPTIM1IN1_Pos (12U)
ÄCOMP_CSR_COMP1LPTIM1IN1_Msk (0x1UL << COMP_CSR_COMP1LPTIM1IN1_Pos)
ÅCOMP_CSR_COMP1LPTIM1IN1 COMP_CSR_COMP1LPTIM1IN1_Msk
ÆCOMP_CSR_COMP1POLARITY_Pos (15U)
ÇCOMP_CSR_COMP1POLARITY_Msk (0x1UL << COMP_CSR_COMP1POLARITY_Pos)
ÈCOMP_CSR_COMP1POLARITY COMP_CSR_COMP1POLARITY_Msk
ÉCOMP_CSR_COMP1VALUE_Pos (30U)
ÊCOMP_CSR_COMP1VALUE_Msk (0x1UL << COMP_CSR_COMP1VALUE_Pos)
ËCOMP_CSR_COMP1VALUE COMP_CSR_COMP1VALUE_Msk
ÌCOMP_CSR_COMP1LOCK_Pos (31U)
ÍCOMP_CSR_COMP1LOCK_Msk (0x1UL << COMP_CSR_COMP1LOCK_Pos)
ÎCOMP_CSR_COMP1LOCK COMP_CSR_COMP1LOCK_Msk
ÐCOMP_CSR_COMP2EN_Pos (0U)
ÑCOMP_CSR_COMP2EN_Msk (0x1UL << COMP_CSR_COMP2EN_Pos)
ÒCOMP_CSR_COMP2EN COMP_CSR_COMP2EN_Msk
ÓCOMP_CSR_COMP2SPEED_Pos (3U)
ÔCOMP_CSR_COMP2SPEED_Msk (0x1UL << COMP_CSR_COMP2SPEED_Pos)
ÕCOMP_CSR_COMP2SPEED COMP_CSR_COMP2SPEED_Msk
ÖCOMP_CSR_COMP2INNSEL_Pos (4U)
×COMP_CSR_COMP2INNSEL_Msk (0x7UL << COMP_CSR_COMP2INNSEL_Pos)
ØCOMP_CSR_COMP2INNSEL COMP_CSR_COMP2INNSEL_Msk
ÙCOMP_CSR_COMP2INNSEL_0 (0x1UL << COMP_CSR_COMP2INNSEL_Pos)
ÚCOMP_CSR_COMP2INNSEL_1 (0x2UL << COMP_CSR_COMP2INNSEL_Pos)
ÛCOMP_CSR_COMP2INNSEL_2 (0x4UL << COMP_CSR_COMP2INNSEL_Pos)
ÜCOMP_CSR_COMP2INPSEL_Pos (8U)
ÝCOMP_CSR_COMP2INPSEL_Msk (0x7UL << COMP_CSR_COMP2INPSEL_Pos)
ÞCOMP_CSR_COMP2INPSEL COMP_CSR_COMP2INPSEL_Msk
ßCOMP_CSR_COMP2INPSEL_0 (0x1UL << COMP_CSR_COMP2INPSEL_Pos)
àCOMP_CSR_COMP2INPSEL_1 (0x2UL << COMP_CSR_COMP2INPSEL_Pos)
áCOMP_CSR_COMP2INPSEL_2 (0x4UL << COMP_CSR_COMP2INPSEL_Pos)
âCOMP_CSR_COMP2LPTIM1IN2_Pos (12U)
ãCOMP_CSR_COMP2LPTIM1IN2_Msk (0x1UL << COMP_CSR_COMP2LPTIM1IN2_Pos)
äCOMP_CSR_COMP2LPTIM1IN2 COMP_CSR_COMP2LPTIM1IN2_Msk
åCOMP_CSR_COMP2LPTIM1IN1_Pos (13U)
æCOMP_CSR_COMP2LPTIM1IN1_Msk (0x1UL << COMP_CSR_COMP2LPTIM1IN1_Pos)
çCOMP_CSR_COMP2LPTIM1IN1 COMP_CSR_COMP2LPTIM1IN1_Msk
èCOMP_CSR_COMP2POLARITY_Pos (15U)
éCOMP_CSR_COMP2POLARITY_Msk (0x1UL << COMP_CSR_COMP2POLARITY_Pos)
êCOMP_CSR_COMP2POLARITY COMP_CSR_COMP2POLARITY_Msk
ëCOMP_CSR_COMP2VALUE_Pos (30U)
ìCOMP_CSR_COMP2VALUE_Msk (0x1UL << COMP_CSR_COMP2VALUE_Pos)
íCOMP_CSR_COMP2VALUE COMP_CSR_COMP2VALUE_Msk
îCOMP_CSR_COMP2LOCK_Pos (31U)
ïCOMP_CSR_COMP2LOCK_Msk (0x1UL << COMP_CSR_COMP2LOCK_Pos)
ðCOMP_CSR_COMP2LOCK COMP_CSR_COMP2LOCK_Msk
óCOMP_CSR_COMPxEN_Pos (0U)
ôCOMP_CSR_COMPxEN_Msk (0x1UL << COMP_CSR_COMPxEN_Pos)
õCOMP_CSR_COMPxEN COMP_CSR_COMPxEN_Msk
öCOMP_CSR_COMPxPOLARITY_Pos (15U)
÷COMP_CSR_COMPxPOLARITY_Msk (0x1UL << COMP_CSR_COMPxPOLARITY_Pos)
øCOMP_CSR_COMPxPOLARITY COMP_CSR_COMPxPOLARITY_Msk
ùCOMP_CSR_COMPxOUTVALUE_Pos (30U)
úCOMP_CSR_COMPxOUTVALUE_Msk (0x1UL << COMP_CSR_COMPxOUTVALUE_Pos)
ûCOMP_CSR_COMPxOUTVALUE COMP_CSR_COMPxOUTVALUE_Msk
üCOMP_CSR_COMPxLOCK_Pos (31U)
ýCOMP_CSR_COMPxLOCK_Msk (0x1UL << COMP_CSR_COMPxLOCK_Pos)
þCOMP_CSR_COMPxLOCK COMP_CSR_COMPxLOCK_Msk
COMP_CSR_WINMODE COMP_CSR_COMP1WM
‰CRC_DR_DR_Pos (0U)
ŠCRC_DR_DR_Msk (0xFFFFFFFFUL << CRC_DR_DR_Pos)
‹CRC_DR_DR CRC_DR_DR_Msk
ŽCRC_IDR_IDR (0xFFU)
‘CRC_CR_RESET_Pos (0U)
’CRC_CR_RESET_Msk (0x1UL << CRC_CR_RESET_Pos)
“CRC_CR_RESET CRC_CR_RESET_Msk
”CRC_CR_POLYSIZE_Pos (3U)
•CRC_CR_POLYSIZE_Msk (0x3UL << CRC_CR_POLYSIZE_Pos)
–CRC_CR_POLYSIZE CRC_CR_POLYSIZE_Msk
—CRC_CR_POLYSIZE_0 (0x1UL << CRC_CR_POLYSIZE_Pos)
˜CRC_CR_POLYSIZE_1 (0x2UL << CRC_CR_POLYSIZE_Pos)
™CRC_CR_REV_IN_Pos (5U)
šCRC_CR_REV_IN_Msk (0x3UL << CRC_CR_REV_IN_Pos)
›CRC_CR_REV_IN CRC_CR_REV_IN_Msk
œCRC_CR_REV_IN_0 (0x1UL << CRC_CR_REV_IN_Pos)
CRC_CR_REV_IN_1 (0x2UL << CRC_CR_REV_IN_Pos)
žCRC_CR_REV_OUT_Pos (7U)
ŸCRC_CR_REV_OUT_Msk (0x1UL << CRC_CR_REV_OUT_Pos)
 CRC_CR_REV_OUT CRC_CR_REV_OUT_Msk
£CRC_INIT_INIT_Pos (0U)
¤CRC_INIT_INIT_Msk (0xFFFFFFFFUL << CRC_INIT_INIT_Pos)
¥CRC_INIT_INIT CRC_INIT_INIT_Msk
¨CRC_POL_POL_Pos (0U)
©CRC_POL_POL_Msk (0xFFFFFFFFUL << CRC_POL_POL_Pos)
ªCRC_POL_POL CRC_POL_POL_Msk
³DBGMCU_IDCODE_DEV_ID_Pos (0U)
´DBGMCU_IDCODE_DEV_ID_Msk (0xFFFUL << DBGMCU_IDCODE_DEV_ID_Pos)
µDBGMCU_IDCODE_DEV_ID DBGMCU_IDCODE_DEV_ID_Msk
·DBGMCU_IDCODE_REV_ID_Pos (16U)
¸DBGMCU_IDCODE_REV_ID_Msk (0xFFFFUL << DBGMCU_IDCODE_REV_ID_Pos)
¹DBGMCU_IDCODE_REV_ID DBGMCU_IDCODE_REV_ID_Msk
ºDBGMCU_IDCODE_REV_ID_0 (0x0001UL << DBGMCU_IDCODE_REV_ID_Pos)
»DBGMCU_IDCODE_REV_ID_1 (0x0002UL << DBGMCU_IDCODE_REV_ID_Pos)
¼DBGMCU_IDCODE_REV_ID_2 (0x0004UL << DBGMCU_IDCODE_REV_ID_Pos)
½DBGMCU_IDCODE_REV_ID_3 (0x0008UL << DBGMCU_IDCODE_REV_ID_Pos)
¾DBGMCU_IDCODE_REV_ID_4 (0x0010UL << DBGMCU_IDCODE_REV_ID_Pos)
¿DBGMCU_IDCODE_REV_ID_5 (0x0020UL << DBGMCU_IDCODE_REV_ID_Pos)
ÀDBGMCU_IDCODE_REV_ID_6 (0x0040UL << DBGMCU_IDCODE_REV_ID_Pos)
ÁDBGMCU_IDCODE_REV_ID_7 (0x0080UL << DBGMCU_IDCODE_REV_ID_Pos)
ÂDBGMCU_IDCODE_REV_ID_8 (0x0100UL << DBGMCU_IDCODE_REV_ID_Pos)
ÃDBGMCU_IDCODE_REV_ID_9 (0x0200UL << DBGMCU_IDCODE_REV_ID_Pos)
ÄDBGMCU_IDCODE_REV_ID_10 (0x0400UL << DBGMCU_IDCODE_REV_ID_Pos)
ÅDBGMCU_IDCODE_REV_ID_11 (0x0800UL << DBGMCU_IDCODE_REV_ID_Pos)
ÆDBGMCU_IDCODE_REV_ID_12 (0x1000UL << DBGMCU_IDCODE_REV_ID_Pos)
ÇDBGMCU_IDCODE_REV_ID_13 (0x2000UL << DBGMCU_IDCODE_REV_ID_Pos)
ÈDBGMCU_IDCODE_REV_ID_14 (0x4000UL << DBGMCU_IDCODE_REV_ID_Pos)
ÉDBGMCU_IDCODE_REV_ID_15 (0x8000UL << DBGMCU_IDCODE_REV_ID_Pos)
ÌDBGMCU_CR_DBG_Pos (0U)
ÍDBGMCU_CR_DBG_Msk (0x7UL << DBGMCU_CR_DBG_Pos)
ÎDBGMCU_CR_DBG DBGMCU_CR_DBG_Msk
ÏDBGMCU_CR_DBG_SLEEP_Pos (0U)
ÐDBGMCU_CR_DBG_SLEEP_Msk (0x1UL << DBGMCU_CR_DBG_SLEEP_Pos)
ÑDBGMCU_CR_DBG_SLEEP DBGMCU_CR_DBG_SLEEP_Msk
ÒDBGMCU_CR_DBG_STOP_Pos (1U)
ÓDBGMCU_CR_DBG_STOP_Msk (0x1UL << DBGMCU_CR_DBG_STOP_Pos)
ÔDBGMCU_CR_DBG_STOP DBGMCU_CR_DBG_STOP_Msk
ÕDBGMCU_CR_DBG_STANDBY_Pos (2U)
ÖDBGMCU_CR_DBG_STANDBY_Msk (0x1UL << DBGMCU_CR_DBG_STANDBY_Pos)
×DBGMCU_CR_DBG_STANDBY DBGMCU_CR_DBG_STANDBY_Msk
ÚDBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos (0U)
ÛDBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos)
ÜDBGMCU_APB1_FZ_DBG_TIM2_STOP DBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk
ÝDBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos (1U)
ÞDBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos)
ßDBGMCU_APB1_FZ_DBG_TIM3_STOP DBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk
àDBGMCU_APB1_FZ_DBG_TIM6_STOP_Pos (4U)
áDBGMCU_APB1_FZ_DBG_TIM6_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM6_STOP_Pos)
âDBGMCU_APB1_FZ_DBG_TIM6_STOP DBGMCU_APB1_FZ_DBG_TIM6_STOP_Msk
ãDBGMCU_APB1_FZ_DBG_TIM7_STOP_Pos (5U)
äDBGMCU_APB1_FZ_DBG_TIM7_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM7_STOP_Pos)
åDBGMCU_APB1_FZ_DBG_TIM7_STOP DBGMCU_APB1_FZ_DBG_TIM7_STOP_Msk
æDBGMCU_APB1_FZ_DBG_RTC_STOP_Pos (10U)
çDBGMCU_APB1_FZ_DBG_RTC_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos)
èDBGMCU_APB1_FZ_DBG_RTC_STOP DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk
éDBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos (11U)
êDBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos)
ëDBGMCU_APB1_FZ_DBG_WWDG_STOP DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk
ìDBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos (12U)
íDBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos)
îDBGMCU_APB1_FZ_DBG_IWDG_STOP DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk
ïDBGMCU_APB1_FZ_DBG_I2C1_STOP_Pos (21U)
ðDBGMCU_APB1_FZ_DBG_I2C1_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_I2C1_STOP_Pos)
ñDBGMCU_APB1_FZ_DBG_I2C1_STOP DBGMCU_APB1_FZ_DBG_I2C1_STOP_Msk
òDBGMCU_APB1_FZ_DBG_I2C2_STOP_Pos (22U)
óDBGMCU_APB1_FZ_DBG_I2C2_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_I2C2_STOP_Pos)
ôDBGMCU_APB1_FZ_DBG_I2C2_STOP DBGMCU_APB1_FZ_DBG_I2C2_STOP_Msk
õDBGMCU_APB1_FZ_DBG_I2C3_STOP_Pos (23U)
öDBGMCU_APB1_FZ_DBG_I2C3_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_I2C3_STOP_Pos)
÷DBGMCU_APB1_FZ_DBG_I2C3_STOP DBGMCU_APB1_FZ_DBG_I2C3_STOP_Msk
øDBGMCU_APB1_FZ_DBG_LPTIMER_STOP_Pos (31U)
ùDBGMCU_APB1_FZ_DBG_LPTIMER_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_LPTIMER_STOP_Pos)
úDBGMCU_APB1_FZ_DBG_LPTIMER_STOP DBGMCU_APB1_FZ_DBG_LPTIMER_STOP_Msk
üDBGMCU_APB2_FZ_DBG_TIM22_STOP_Pos (5U)
ýDBGMCU_APB2_FZ_DBG_TIM22_STOP_Msk (0x1UL << DBGMCU_APB2_FZ_DBG_TIM22_STOP_Pos)
þDBGMCU_APB2_FZ_DBG_TIM22_STOP DBGMCU_APB2_FZ_DBG_TIM22_STOP_Msk
ÿDBGMCU_APB2_FZ_DBG_TIM21_STOP_Pos (2U)
€    DBGMCU_APB2_FZ_DBG_TIM21_STOP_Msk (0x1UL << DBGMCU_APB2_FZ_DBG_TIM21_STOP_Pos)
    DBGMCU_APB2_FZ_DBG_TIM21_STOP DBGMCU_APB2_FZ_DBG_TIM21_STOP_Msk
Š    DMA_ISR_GIF1_Pos (0U)
‹    DMA_ISR_GIF1_Msk (0x1UL << DMA_ISR_GIF1_Pos)
Œ    DMA_ISR_GIF1 DMA_ISR_GIF1_Msk
    DMA_ISR_TCIF1_Pos (1U)
Ž    DMA_ISR_TCIF1_Msk (0x1UL << DMA_ISR_TCIF1_Pos)
    DMA_ISR_TCIF1 DMA_ISR_TCIF1_Msk
    DMA_ISR_HTIF1_Pos (2U)
‘    DMA_ISR_HTIF1_Msk (0x1UL << DMA_ISR_HTIF1_Pos)
’    DMA_ISR_HTIF1 DMA_ISR_HTIF1_Msk
“    DMA_ISR_TEIF1_Pos (3U)
”    DMA_ISR_TEIF1_Msk (0x1UL << DMA_ISR_TEIF1_Pos)
•    DMA_ISR_TEIF1 DMA_ISR_TEIF1_Msk
–    DMA_ISR_GIF2_Pos (4U)
—    DMA_ISR_GIF2_Msk (0x1UL << DMA_ISR_GIF2_Pos)
˜    DMA_ISR_GIF2 DMA_ISR_GIF2_Msk
™    DMA_ISR_TCIF2_Pos (5U)
š    DMA_ISR_TCIF2_Msk (0x1UL << DMA_ISR_TCIF2_Pos)
›    DMA_ISR_TCIF2 DMA_ISR_TCIF2_Msk
œ    DMA_ISR_HTIF2_Pos (6U)
    DMA_ISR_HTIF2_Msk (0x1UL << DMA_ISR_HTIF2_Pos)
ž    DMA_ISR_HTIF2 DMA_ISR_HTIF2_Msk
Ÿ    DMA_ISR_TEIF2_Pos (7U)
     DMA_ISR_TEIF2_Msk (0x1UL << DMA_ISR_TEIF2_Pos)
¡    DMA_ISR_TEIF2 DMA_ISR_TEIF2_Msk
¢    DMA_ISR_GIF3_Pos (8U)
£    DMA_ISR_GIF3_Msk (0x1UL << DMA_ISR_GIF3_Pos)
¤    DMA_ISR_GIF3 DMA_ISR_GIF3_Msk
¥    DMA_ISR_TCIF3_Pos (9U)
¦    DMA_ISR_TCIF3_Msk (0x1UL << DMA_ISR_TCIF3_Pos)
§    DMA_ISR_TCIF3 DMA_ISR_TCIF3_Msk
¨    DMA_ISR_HTIF3_Pos (10U)
©    DMA_ISR_HTIF3_Msk (0x1UL << DMA_ISR_HTIF3_Pos)
ª    DMA_ISR_HTIF3 DMA_ISR_HTIF3_Msk
«    DMA_ISR_TEIF3_Pos (11U)
¬    DMA_ISR_TEIF3_Msk (0x1UL << DMA_ISR_TEIF3_Pos)
­    DMA_ISR_TEIF3 DMA_ISR_TEIF3_Msk
®    DMA_ISR_GIF4_Pos (12U)
¯    DMA_ISR_GIF4_Msk (0x1UL << DMA_ISR_GIF4_Pos)
°    DMA_ISR_GIF4 DMA_ISR_GIF4_Msk
±    DMA_ISR_TCIF4_Pos (13U)
²    DMA_ISR_TCIF4_Msk (0x1UL << DMA_ISR_TCIF4_Pos)
³    DMA_ISR_TCIF4 DMA_ISR_TCIF4_Msk
´    DMA_ISR_HTIF4_Pos (14U)
µ    DMA_ISR_HTIF4_Msk (0x1UL << DMA_ISR_HTIF4_Pos)
¶    DMA_ISR_HTIF4 DMA_ISR_HTIF4_Msk
·    DMA_ISR_TEIF4_Pos (15U)
¸    DMA_ISR_TEIF4_Msk (0x1UL << DMA_ISR_TEIF4_Pos)
¹    DMA_ISR_TEIF4 DMA_ISR_TEIF4_Msk
º    DMA_ISR_GIF5_Pos (16U)
»    DMA_ISR_GIF5_Msk (0x1UL << DMA_ISR_GIF5_Pos)
¼    DMA_ISR_GIF5 DMA_ISR_GIF5_Msk
½    DMA_ISR_TCIF5_Pos (17U)
¾    DMA_ISR_TCIF5_Msk (0x1UL << DMA_ISR_TCIF5_Pos)
¿    DMA_ISR_TCIF5 DMA_ISR_TCIF5_Msk
À    DMA_ISR_HTIF5_Pos (18U)
Á    DMA_ISR_HTIF5_Msk (0x1UL << DMA_ISR_HTIF5_Pos)
    DMA_ISR_HTIF5 DMA_ISR_HTIF5_Msk
à   DMA_ISR_TEIF5_Pos (19U)
Ä    DMA_ISR_TEIF5_Msk (0x1UL << DMA_ISR_TEIF5_Pos)
Å    DMA_ISR_TEIF5 DMA_ISR_TEIF5_Msk
Æ    DMA_ISR_GIF6_Pos (20U)
Ç    DMA_ISR_GIF6_Msk (0x1UL << DMA_ISR_GIF6_Pos)
È    DMA_ISR_GIF6 DMA_ISR_GIF6_Msk
É    DMA_ISR_TCIF6_Pos (21U)
Ê    DMA_ISR_TCIF6_Msk (0x1UL << DMA_ISR_TCIF6_Pos)
Ë    DMA_ISR_TCIF6 DMA_ISR_TCIF6_Msk
Ì    DMA_ISR_HTIF6_Pos (22U)
Í    DMA_ISR_HTIF6_Msk (0x1UL << DMA_ISR_HTIF6_Pos)
Π   DMA_ISR_HTIF6 DMA_ISR_HTIF6_Msk
Ï    DMA_ISR_TEIF6_Pos (23U)
Р   DMA_ISR_TEIF6_Msk (0x1UL << DMA_ISR_TEIF6_Pos)
Ñ    DMA_ISR_TEIF6 DMA_ISR_TEIF6_Msk
Ò    DMA_ISR_GIF7_Pos (24U)
Ó    DMA_ISR_GIF7_Msk (0x1UL << DMA_ISR_GIF7_Pos)
Ô    DMA_ISR_GIF7 DMA_ISR_GIF7_Msk
Õ    DMA_ISR_TCIF7_Pos (25U)
Ö    DMA_ISR_TCIF7_Msk (0x1UL << DMA_ISR_TCIF7_Pos)
×    DMA_ISR_TCIF7 DMA_ISR_TCIF7_Msk
Ø    DMA_ISR_HTIF7_Pos (26U)
Ù    DMA_ISR_HTIF7_Msk (0x1UL << DMA_ISR_HTIF7_Pos)
Ú    DMA_ISR_HTIF7 DMA_ISR_HTIF7_Msk
Û    DMA_ISR_TEIF7_Pos (27U)
Ü    DMA_ISR_TEIF7_Msk (0x1UL << DMA_ISR_TEIF7_Pos)
Ý    DMA_ISR_TEIF7 DMA_ISR_TEIF7_Msk
à    DMA_IFCR_CGIF1_Pos (0U)
á    DMA_IFCR_CGIF1_Msk (0x1UL << DMA_IFCR_CGIF1_Pos)
â    DMA_IFCR_CGIF1 DMA_IFCR_CGIF1_Msk
ã    DMA_IFCR_CTCIF1_Pos (1U)
ä    DMA_IFCR_CTCIF1_Msk (0x1UL << DMA_IFCR_CTCIF1_Pos)
å    DMA_IFCR_CTCIF1 DMA_IFCR_CTCIF1_Msk
æ    DMA_IFCR_CHTIF1_Pos (2U)
ç    DMA_IFCR_CHTIF1_Msk (0x1UL << DMA_IFCR_CHTIF1_Pos)
è    DMA_IFCR_CHTIF1 DMA_IFCR_CHTIF1_Msk
é    DMA_IFCR_CTEIF1_Pos (3U)
ê    DMA_IFCR_CTEIF1_Msk (0x1UL << DMA_IFCR_CTEIF1_Pos)
ë    DMA_IFCR_CTEIF1 DMA_IFCR_CTEIF1_Msk
ì    DMA_IFCR_CGIF2_Pos (4U)
í    DMA_IFCR_CGIF2_Msk (0x1UL << DMA_IFCR_CGIF2_Pos)
î    DMA_IFCR_CGIF2 DMA_IFCR_CGIF2_Msk
ï    DMA_IFCR_CTCIF2_Pos (5U)
ð    DMA_IFCR_CTCIF2_Msk (0x1UL << DMA_IFCR_CTCIF2_Pos)
ñ    DMA_IFCR_CTCIF2 DMA_IFCR_CTCIF2_Msk
ò    DMA_IFCR_CHTIF2_Pos (6U)
ó    DMA_IFCR_CHTIF2_Msk (0x1UL << DMA_IFCR_CHTIF2_Pos)
ô    DMA_IFCR_CHTIF2 DMA_IFCR_CHTIF2_Msk
õ    DMA_IFCR_CTEIF2_Pos (7U)
ö    DMA_IFCR_CTEIF2_Msk (0x1UL << DMA_IFCR_CTEIF2_Pos)
÷    DMA_IFCR_CTEIF2 DMA_IFCR_CTEIF2_Msk
ø    DMA_IFCR_CGIF3_Pos (8U)
ù    DMA_IFCR_CGIF3_Msk (0x1UL << DMA_IFCR_CGIF3_Pos)
ú    DMA_IFCR_CGIF3 DMA_IFCR_CGIF3_Msk
û    DMA_IFCR_CTCIF3_Pos (9U)
ü    DMA_IFCR_CTCIF3_Msk (0x1UL << DMA_IFCR_CTCIF3_Pos)
ý    DMA_IFCR_CTCIF3 DMA_IFCR_CTCIF3_Msk
þ    DMA_IFCR_CHTIF3_Pos (10U)
ÿ    DMA_IFCR_CHTIF3_Msk (0x1UL << DMA_IFCR_CHTIF3_Pos)
€
DMA_IFCR_CHTIF3 DMA_IFCR_CHTIF3_Msk

DMA_IFCR_CTEIF3_Pos (11U)
‚
DMA_IFCR_CTEIF3_Msk (0x1UL << DMA_IFCR_CTEIF3_Pos)
ƒ
DMA_IFCR_CTEIF3 DMA_IFCR_CTEIF3_Msk
„
DMA_IFCR_CGIF4_Pos (12U)
…
DMA_IFCR_CGIF4_Msk (0x1UL << DMA_IFCR_CGIF4_Pos)
†
DMA_IFCR_CGIF4 DMA_IFCR_CGIF4_Msk
‡
DMA_IFCR_CTCIF4_Pos (13U)
ˆ
DMA_IFCR_CTCIF4_Msk (0x1UL << DMA_IFCR_CTCIF4_Pos)
‰
DMA_IFCR_CTCIF4 DMA_IFCR_CTCIF4_Msk
Š
DMA_IFCR_CHTIF4_Pos (14U)
‹
DMA_IFCR_CHTIF4_Msk (0x1UL << DMA_IFCR_CHTIF4_Pos)
Œ
DMA_IFCR_CHTIF4 DMA_IFCR_CHTIF4_Msk

DMA_IFCR_CTEIF4_Pos (15U)
Ž
DMA_IFCR_CTEIF4_Msk (0x1UL << DMA_IFCR_CTEIF4_Pos)

DMA_IFCR_CTEIF4 DMA_IFCR_CTEIF4_Msk

DMA_IFCR_CGIF5_Pos (16U)
‘
DMA_IFCR_CGIF5_Msk (0x1UL << DMA_IFCR_CGIF5_Pos)
’
DMA_IFCR_CGIF5 DMA_IFCR_CGIF5_Msk
“
DMA_IFCR_CTCIF5_Pos (17U)
”
DMA_IFCR_CTCIF5_Msk (0x1UL << DMA_IFCR_CTCIF5_Pos)
•
DMA_IFCR_CTCIF5 DMA_IFCR_CTCIF5_Msk
–
DMA_IFCR_CHTIF5_Pos (18U)
—
DMA_IFCR_CHTIF5_Msk (0x1UL << DMA_IFCR_CHTIF5_Pos)
˜
DMA_IFCR_CHTIF5 DMA_IFCR_CHTIF5_Msk
™
DMA_IFCR_CTEIF5_Pos (19U)
š
DMA_IFCR_CTEIF5_Msk (0x1UL << DMA_IFCR_CTEIF5_Pos)
›
DMA_IFCR_CTEIF5 DMA_IFCR_CTEIF5_Msk
œ
DMA_IFCR_CGIF6_Pos (20U)

DMA_IFCR_CGIF6_Msk (0x1UL << DMA_IFCR_CGIF6_Pos)
ž
DMA_IFCR_CGIF6 DMA_IFCR_CGIF6_Msk
Ÿ
DMA_IFCR_CTCIF6_Pos (21U)
 
DMA_IFCR_CTCIF6_Msk (0x1UL << DMA_IFCR_CTCIF6_Pos)
¡
DMA_IFCR_CTCIF6 DMA_IFCR_CTCIF6_Msk
¢
DMA_IFCR_CHTIF6_Pos (22U)
£
DMA_IFCR_CHTIF6_Msk (0x1UL << DMA_IFCR_CHTIF6_Pos)
¤
DMA_IFCR_CHTIF6 DMA_IFCR_CHTIF6_Msk
¥
DMA_IFCR_CTEIF6_Pos (23U)
¦
DMA_IFCR_CTEIF6_Msk (0x1UL << DMA_IFCR_CTEIF6_Pos)
§
DMA_IFCR_CTEIF6 DMA_IFCR_CTEIF6_Msk
¨
DMA_IFCR_CGIF7_Pos (24U)
©
DMA_IFCR_CGIF7_Msk (0x1UL << DMA_IFCR_CGIF7_Pos)
ª
DMA_IFCR_CGIF7 DMA_IFCR_CGIF7_Msk
«
DMA_IFCR_CTCIF7_Pos (25U)
¬
DMA_IFCR_CTCIF7_Msk (0x1UL << DMA_IFCR_CTCIF7_Pos)
­
DMA_IFCR_CTCIF7 DMA_IFCR_CTCIF7_Msk
®
DMA_IFCR_CHTIF7_Pos (26U)
¯
DMA_IFCR_CHTIF7_Msk (0x1UL << DMA_IFCR_CHTIF7_Pos)
°
DMA_IFCR_CHTIF7 DMA_IFCR_CHTIF7_Msk
±
DMA_IFCR_CTEIF7_Pos (27U)
²
DMA_IFCR_CTEIF7_Msk (0x1UL << DMA_IFCR_CTEIF7_Pos)
³
DMA_IFCR_CTEIF7 DMA_IFCR_CTEIF7_Msk
¶
DMA_CCR_EN_Pos (0U)
·
DMA_CCR_EN_Msk (0x1UL << DMA_CCR_EN_Pos)
¸
DMA_CCR_EN DMA_CCR_EN_Msk
¹
DMA_CCR_TCIE_Pos (1U)
º
DMA_CCR_TCIE_Msk (0x1UL << DMA_CCR_TCIE_Pos)
»
DMA_CCR_TCIE DMA_CCR_TCIE_Msk
¼
DMA_CCR_HTIE_Pos (2U)
½
DMA_CCR_HTIE_Msk (0x1UL << DMA_CCR_HTIE_Pos)
¾
DMA_CCR_HTIE DMA_CCR_HTIE_Msk
¿
DMA_CCR_TEIE_Pos (3U)
À
DMA_CCR_TEIE_Msk (0x1UL << DMA_CCR_TEIE_Pos)
Á
DMA_CCR_TEIE DMA_CCR_TEIE_Msk
Â
DMA_CCR_DIR_Pos (4U)
Ã
DMA_CCR_DIR_Msk (0x1UL << DMA_CCR_DIR_Pos)
Ä
DMA_CCR_DIR DMA_CCR_DIR_Msk
Å
DMA_CCR_CIRC_Pos (5U)
Æ
DMA_CCR_CIRC_Msk (0x1UL << DMA_CCR_CIRC_Pos)
Ç
DMA_CCR_CIRC DMA_CCR_CIRC_Msk
È
DMA_CCR_PINC_Pos (6U)
É
DMA_CCR_PINC_Msk (0x1UL << DMA_CCR_PINC_Pos)
Ê
DMA_CCR_PINC DMA_CCR_PINC_Msk
Ë
DMA_CCR_MINC_Pos (7U)
Ì
DMA_CCR_MINC_Msk (0x1UL << DMA_CCR_MINC_Pos)
Í
DMA_CCR_MINC DMA_CCR_MINC_Msk
Ï
DMA_CCR_PSIZE_Pos (8U)
Ð
DMA_CCR_PSIZE_Msk (0x3UL << DMA_CCR_PSIZE_Pos)
Ñ
DMA_CCR_PSIZE DMA_CCR_PSIZE_Msk
Ò
DMA_CCR_PSIZE_0 (0x1UL << DMA_CCR_PSIZE_Pos)
Ó
DMA_CCR_PSIZE_1 (0x2UL << DMA_CCR_PSIZE_Pos)
Õ
DMA_CCR_MSIZE_Pos (10U)
Ö
DMA_CCR_MSIZE_Msk (0x3UL << DMA_CCR_MSIZE_Pos)
×
DMA_CCR_MSIZE DMA_CCR_MSIZE_Msk
Ø
DMA_CCR_MSIZE_0 (0x1UL << DMA_CCR_MSIZE_Pos)
Ù
DMA_CCR_MSIZE_1 (0x2UL << DMA_CCR_MSIZE_Pos)
Û
DMA_CCR_PL_Pos (12U)
Ü
DMA_CCR_PL_Msk (0x3UL << DMA_CCR_PL_Pos)
Ý
DMA_CCR_PL DMA_CCR_PL_Msk
Þ
DMA_CCR_PL_0 (0x1UL << DMA_CCR_PL_Pos)
ß
DMA_CCR_PL_1 (0x2UL << DMA_CCR_PL_Pos)
á
DMA_CCR_MEM2MEM_Pos (14U)
â
DMA_CCR_MEM2MEM_Msk (0x1UL << DMA_CCR_MEM2MEM_Pos)
ã
DMA_CCR_MEM2MEM DMA_CCR_MEM2MEM_Msk
æ
DMA_CNDTR_NDT_Pos (0U)
ç
DMA_CNDTR_NDT_Msk (0xFFFFUL << DMA_CNDTR_NDT_Pos)
è
DMA_CNDTR_NDT DMA_CNDTR_NDT_Msk
ë
DMA_CPAR_PA_Pos (0U)
ì
DMA_CPAR_PA_Msk (0xFFFFFFFFUL << DMA_CPAR_PA_Pos)
í
DMA_CPAR_PA DMA_CPAR_PA_Msk
ð
DMA_CMAR_MA_Pos (0U)
ñ
DMA_CMAR_MA_Msk (0xFFFFFFFFUL << DMA_CMAR_MA_Pos)
ò
DMA_CMAR_MA DMA_CMAR_MA_Msk
ö
DMA_CSELR_C1S_Pos (0U)
÷
DMA_CSELR_C1S_Msk (0xFUL << DMA_CSELR_C1S_Pos)
ø
DMA_CSELR_C1S DMA_CSELR_C1S_Msk
ù
DMA_CSELR_C2S_Pos (4U)
ú
DMA_CSELR_C2S_Msk (0xFUL << DMA_CSELR_C2S_Pos)
û
DMA_CSELR_C2S DMA_CSELR_C2S_Msk
ü
DMA_CSELR_C3S_Pos (8U)
ý
DMA_CSELR_C3S_Msk (0xFUL << DMA_CSELR_C3S_Pos)
þ
DMA_CSELR_C3S DMA_CSELR_C3S_Msk
ÿ
DMA_CSELR_C4S_Pos (12U)
€DMA_CSELR_C4S_Msk (0xFUL << DMA_CSELR_C4S_Pos)
DMA_CSELR_C4S DMA_CSELR_C4S_Msk
‚DMA_CSELR_C5S_Pos (16U)
ƒDMA_CSELR_C5S_Msk (0xFUL << DMA_CSELR_C5S_Pos)
„DMA_CSELR_C5S DMA_CSELR_C5S_Msk
…DMA_CSELR_C6S_Pos (20U)
†DMA_CSELR_C6S_Msk (0xFUL << DMA_CSELR_C6S_Pos)
‡DMA_CSELR_C6S DMA_CSELR_C6S_Msk
ˆDMA_CSELR_C7S_Pos (24U)
‰DMA_CSELR_C7S_Msk (0xFUL << DMA_CSELR_C7S_Pos)
ŠDMA_CSELR_C7S DMA_CSELR_C7S_Msk
“EXTI_IMR_IM0_Pos (0U)
”EXTI_IMR_IM0_Msk (0x1UL << EXTI_IMR_IM0_Pos)
•EXTI_IMR_IM0 EXTI_IMR_IM0_Msk
–EXTI_IMR_IM1_Pos (1U)
—EXTI_IMR_IM1_Msk (0x1UL << EXTI_IMR_IM1_Pos)
˜EXTI_IMR_IM1 EXTI_IMR_IM1_Msk
™EXTI_IMR_IM2_Pos (2U)
šEXTI_IMR_IM2_Msk (0x1UL << EXTI_IMR_IM2_Pos)
›EXTI_IMR_IM2 EXTI_IMR_IM2_Msk
œEXTI_IMR_IM3_Pos (3U)
EXTI_IMR_IM3_Msk (0x1UL << EXTI_IMR_IM3_Pos)
žEXTI_IMR_IM3 EXTI_IMR_IM3_Msk
ŸEXTI_IMR_IM4_Pos (4U)
 EXTI_IMR_IM4_Msk (0x1UL << EXTI_IMR_IM4_Pos)
¡EXTI_IMR_IM4 EXTI_IMR_IM4_Msk
¢EXTI_IMR_IM5_Pos (5U)
£EXTI_IMR_IM5_Msk (0x1UL << EXTI_IMR_IM5_Pos)
¤EXTI_IMR_IM5 EXTI_IMR_IM5_Msk
¥EXTI_IMR_IM6_Pos (6U)
¦EXTI_IMR_IM6_Msk (0x1UL << EXTI_IMR_IM6_Pos)
§EXTI_IMR_IM6 EXTI_IMR_IM6_Msk
¨EXTI_IMR_IM7_Pos (7U)
©EXTI_IMR_IM7_Msk (0x1UL << EXTI_IMR_IM7_Pos)
ªEXTI_IMR_IM7 EXTI_IMR_IM7_Msk
«EXTI_IMR_IM8_Pos (8U)
¬EXTI_IMR_IM8_Msk (0x1UL << EXTI_IMR_IM8_Pos)
­EXTI_IMR_IM8 EXTI_IMR_IM8_Msk
®EXTI_IMR_IM9_Pos (9U)
¯EXTI_IMR_IM9_Msk (0x1UL << EXTI_IMR_IM9_Pos)
°EXTI_IMR_IM9 EXTI_IMR_IM9_Msk
±EXTI_IMR_IM10_Pos (10U)
²EXTI_IMR_IM10_Msk (0x1UL << EXTI_IMR_IM10_Pos)
³EXTI_IMR_IM10 EXTI_IMR_IM10_Msk
´EXTI_IMR_IM11_Pos (11U)
µEXTI_IMR_IM11_Msk (0x1UL << EXTI_IMR_IM11_Pos)
¶EXTI_IMR_IM11 EXTI_IMR_IM11_Msk
·EXTI_IMR_IM12_Pos (12U)
¸EXTI_IMR_IM12_Msk (0x1UL << EXTI_IMR_IM12_Pos)
¹EXTI_IMR_IM12 EXTI_IMR_IM12_Msk
ºEXTI_IMR_IM13_Pos (13U)
»EXTI_IMR_IM13_Msk (0x1UL << EXTI_IMR_IM13_Pos)
¼EXTI_IMR_IM13 EXTI_IMR_IM13_Msk
½EXTI_IMR_IM14_Pos (14U)
¾EXTI_IMR_IM14_Msk (0x1UL << EXTI_IMR_IM14_Pos)
¿EXTI_IMR_IM14 EXTI_IMR_IM14_Msk
ÀEXTI_IMR_IM15_Pos (15U)
ÁEXTI_IMR_IM15_Msk (0x1UL << EXTI_IMR_IM15_Pos)
ÂEXTI_IMR_IM15 EXTI_IMR_IM15_Msk
ÃEXTI_IMR_IM16_Pos (16U)
ÄEXTI_IMR_IM16_Msk (0x1UL << EXTI_IMR_IM16_Pos)
ÅEXTI_IMR_IM16 EXTI_IMR_IM16_Msk
ÆEXTI_IMR_IM17_Pos (17U)
ÇEXTI_IMR_IM17_Msk (0x1UL << EXTI_IMR_IM17_Pos)
ÈEXTI_IMR_IM17 EXTI_IMR_IM17_Msk
ÉEXTI_IMR_IM18_Pos (18U)
ÊEXTI_IMR_IM18_Msk (0x1UL << EXTI_IMR_IM18_Pos)
ËEXTI_IMR_IM18 EXTI_IMR_IM18_Msk
ÌEXTI_IMR_IM19_Pos (19U)
ÍEXTI_IMR_IM19_Msk (0x1UL << EXTI_IMR_IM19_Pos)
ÎEXTI_IMR_IM19 EXTI_IMR_IM19_Msk
ÏEXTI_IMR_IM20_Pos (20U)
ÐEXTI_IMR_IM20_Msk (0x1UL << EXTI_IMR_IM20_Pos)
ÑEXTI_IMR_IM20 EXTI_IMR_IM20_Msk
ÒEXTI_IMR_IM21_Pos (21U)
ÓEXTI_IMR_IM21_Msk (0x1UL << EXTI_IMR_IM21_Pos)
ÔEXTI_IMR_IM21 EXTI_IMR_IM21_Msk
ÕEXTI_IMR_IM22_Pos (22U)
ÖEXTI_IMR_IM22_Msk (0x1UL << EXTI_IMR_IM22_Pos)
×EXTI_IMR_IM22 EXTI_IMR_IM22_Msk
ØEXTI_IMR_IM23_Pos (23U)
ÙEXTI_IMR_IM23_Msk (0x1UL << EXTI_IMR_IM23_Pos)
ÚEXTI_IMR_IM23 EXTI_IMR_IM23_Msk
ÛEXTI_IMR_IM24_Pos (24U)
ÜEXTI_IMR_IM24_Msk (0x1UL << EXTI_IMR_IM24_Pos)
ÝEXTI_IMR_IM24 EXTI_IMR_IM24_Msk
ÞEXTI_IMR_IM25_Pos (25U)
ßEXTI_IMR_IM25_Msk (0x1UL << EXTI_IMR_IM25_Pos)
àEXTI_IMR_IM25 EXTI_IMR_IM25_Msk
áEXTI_IMR_IM26_Pos (26U)
âEXTI_IMR_IM26_Msk (0x1UL << EXTI_IMR_IM26_Pos)
ãEXTI_IMR_IM26 EXTI_IMR_IM26_Msk
äEXTI_IMR_IM28_Pos (28U)
åEXTI_IMR_IM28_Msk (0x1UL << EXTI_IMR_IM28_Pos)
æEXTI_IMR_IM28 EXTI_IMR_IM28_Msk
çEXTI_IMR_IM29_Pos (29U)
èEXTI_IMR_IM29_Msk (0x1UL << EXTI_IMR_IM29_Pos)
éEXTI_IMR_IM29 EXTI_IMR_IM29_Msk
ëEXTI_IMR_IM_Pos (0U)
ìEXTI_IMR_IM_Msk (0x37FFFFFFUL << EXTI_IMR_IM_Pos)
íEXTI_IMR_IM EXTI_IMR_IM_Msk
ðEXTI_EMR_EM0_Pos (0U)
ñEXTI_EMR_EM0_Msk (0x1UL << EXTI_EMR_EM0_Pos)
òEXTI_EMR_EM0 EXTI_EMR_EM0_Msk
óEXTI_EMR_EM1_Pos (1U)
ôEXTI_EMR_EM1_Msk (0x1UL << EXTI_EMR_EM1_Pos)
õEXTI_EMR_EM1 EXTI_EMR_EM1_Msk
öEXTI_EMR_EM2_Pos (2U)
÷EXTI_EMR_EM2_Msk (0x1UL << EXTI_EMR_EM2_Pos)
øEXTI_EMR_EM2 EXTI_EMR_EM2_Msk
ùEXTI_EMR_EM3_Pos (3U)
úEXTI_EMR_EM3_Msk (0x1UL << EXTI_EMR_EM3_Pos)
ûEXTI_EMR_EM3 EXTI_EMR_EM3_Msk
üEXTI_EMR_EM4_Pos (4U)
ýEXTI_EMR_EM4_Msk (0x1UL << EXTI_EMR_EM4_Pos)
þEXTI_EMR_EM4 EXTI_EMR_EM4_Msk
ÿEXTI_EMR_EM5_Pos (5U)
€EXTI_EMR_EM5_Msk (0x1UL << EXTI_EMR_EM5_Pos)
EXTI_EMR_EM5 EXTI_EMR_EM5_Msk
‚EXTI_EMR_EM6_Pos (6U)
ƒEXTI_EMR_EM6_Msk (0x1UL << EXTI_EMR_EM6_Pos)
„EXTI_EMR_EM6 EXTI_EMR_EM6_Msk
…EXTI_EMR_EM7_Pos (7U)
†EXTI_EMR_EM7_Msk (0x1UL << EXTI_EMR_EM7_Pos)
‡EXTI_EMR_EM7 EXTI_EMR_EM7_Msk
ˆEXTI_EMR_EM8_Pos (8U)
‰EXTI_EMR_EM8_Msk (0x1UL << EXTI_EMR_EM8_Pos)
ŠEXTI_EMR_EM8 EXTI_EMR_EM8_Msk
‹EXTI_EMR_EM9_Pos (9U)
ŒEXTI_EMR_EM9_Msk (0x1UL << EXTI_EMR_EM9_Pos)
EXTI_EMR_EM9 EXTI_EMR_EM9_Msk
ŽEXTI_EMR_EM10_Pos (10U)
EXTI_EMR_EM10_Msk (0x1UL << EXTI_EMR_EM10_Pos)
EXTI_EMR_EM10 EXTI_EMR_EM10_Msk
‘EXTI_EMR_EM11_Pos (11U)
’EXTI_EMR_EM11_Msk (0x1UL << EXTI_EMR_EM11_Pos)
“EXTI_EMR_EM11 EXTI_EMR_EM11_Msk
”EXTI_EMR_EM12_Pos (12U)
•EXTI_EMR_EM12_Msk (0x1UL << EXTI_EMR_EM12_Pos)
–EXTI_EMR_EM12 EXTI_EMR_EM12_Msk
—EXTI_EMR_EM13_Pos (13U)
˜EXTI_EMR_EM13_Msk (0x1UL << EXTI_EMR_EM13_Pos)
™EXTI_EMR_EM13 EXTI_EMR_EM13_Msk
šEXTI_EMR_EM14_Pos (14U)
›EXTI_EMR_EM14_Msk (0x1UL << EXTI_EMR_EM14_Pos)
œEXTI_EMR_EM14 EXTI_EMR_EM14_Msk
EXTI_EMR_EM15_Pos (15U)
žEXTI_EMR_EM15_Msk (0x1UL << EXTI_EMR_EM15_Pos)
ŸEXTI_EMR_EM15 EXTI_EMR_EM15_Msk
 EXTI_EMR_EM16_Pos (16U)
¡EXTI_EMR_EM16_Msk (0x1UL << EXTI_EMR_EM16_Pos)
¢EXTI_EMR_EM16 EXTI_EMR_EM16_Msk
£EXTI_EMR_EM17_Pos (17U)
¤EXTI_EMR_EM17_Msk (0x1UL << EXTI_EMR_EM17_Pos)
¥EXTI_EMR_EM17 EXTI_EMR_EM17_Msk
¦EXTI_EMR_EM18_Pos (18U)
§EXTI_EMR_EM18_Msk (0x1UL << EXTI_EMR_EM18_Pos)
¨EXTI_EMR_EM18 EXTI_EMR_EM18_Msk
©EXTI_EMR_EM19_Pos (19U)
ªEXTI_EMR_EM19_Msk (0x1UL << EXTI_EMR_EM19_Pos)
«EXTI_EMR_EM19 EXTI_EMR_EM19_Msk
¬EXTI_EMR_EM20_Pos (20U)
­EXTI_EMR_EM20_Msk (0x1UL << EXTI_EMR_EM20_Pos)
®EXTI_EMR_EM20 EXTI_EMR_EM20_Msk
¯EXTI_EMR_EM21_Pos (21U)
°EXTI_EMR_EM21_Msk (0x1UL << EXTI_EMR_EM21_Pos)
±EXTI_EMR_EM21 EXTI_EMR_EM21_Msk
²EXTI_EMR_EM22_Pos (22U)
³EXTI_EMR_EM22_Msk (0x1UL << EXTI_EMR_EM22_Pos)
´EXTI_EMR_EM22 EXTI_EMR_EM22_Msk
µEXTI_EMR_EM23_Pos (23U)
¶EXTI_EMR_EM23_Msk (0x1UL << EXTI_EMR_EM23_Pos)
·EXTI_EMR_EM23 EXTI_EMR_EM23_Msk
¸EXTI_EMR_EM24_Pos (24U)
¹EXTI_EMR_EM24_Msk (0x1UL << EXTI_EMR_EM24_Pos)
ºEXTI_EMR_EM24 EXTI_EMR_EM24_Msk
»EXTI_EMR_EM25_Pos (25U)
¼EXTI_EMR_EM25_Msk (0x1UL << EXTI_EMR_EM25_Pos)
½EXTI_EMR_EM25 EXTI_EMR_EM25_Msk
¾EXTI_EMR_EM26_Pos (26U)
¿EXTI_EMR_EM26_Msk (0x1UL << EXTI_EMR_EM26_Pos)
ÀEXTI_EMR_EM26 EXTI_EMR_EM26_Msk
ÁEXTI_EMR_EM28_Pos (28U)
ÂEXTI_EMR_EM28_Msk (0x1UL << EXTI_EMR_EM28_Pos)
ÃEXTI_EMR_EM28 EXTI_EMR_EM28_Msk
ÄEXTI_EMR_EM29_Pos (29U)
ÅEXTI_EMR_EM29_Msk (0x1UL << EXTI_EMR_EM29_Pos)
ÆEXTI_EMR_EM29 EXTI_EMR_EM29_Msk
ÉEXTI_RTSR_RT0_Pos (0U)
ÊEXTI_RTSR_RT0_Msk (0x1UL << EXTI_RTSR_RT0_Pos)
ËEXTI_RTSR_RT0 EXTI_RTSR_RT0_Msk
ÌEXTI_RTSR_RT1_Pos (1U)
ÍEXTI_RTSR_RT1_Msk (0x1UL << EXTI_RTSR_RT1_Pos)
ÎEXTI_RTSR_RT1 EXTI_RTSR_RT1_Msk
ÏEXTI_RTSR_RT2_Pos (2U)
ÐEXTI_RTSR_RT2_Msk (0x1UL << EXTI_RTSR_RT2_Pos)
ÑEXTI_RTSR_RT2 EXTI_RTSR_RT2_Msk
ÒEXTI_RTSR_RT3_Pos (3U)
ÓEXTI_RTSR_RT3_Msk (0x1UL << EXTI_RTSR_RT3_Pos)
ÔEXTI_RTSR_RT3 EXTI_RTSR_RT3_Msk
ÕEXTI_RTSR_RT4_Pos (4U)
ÖEXTI_RTSR_RT4_Msk (0x1UL << EXTI_RTSR_RT4_Pos)
×EXTI_RTSR_RT4 EXTI_RTSR_RT4_Msk
ØEXTI_RTSR_RT5_Pos (5U)
ÙEXTI_RTSR_RT5_Msk (0x1UL << EXTI_RTSR_RT5_Pos)
ÚEXTI_RTSR_RT5 EXTI_RTSR_RT5_Msk
ÛEXTI_RTSR_RT6_Pos (6U)
ÜEXTI_RTSR_RT6_Msk (0x1UL << EXTI_RTSR_RT6_Pos)
ÝEXTI_RTSR_RT6 EXTI_RTSR_RT6_Msk
ÞEXTI_RTSR_RT7_Pos (7U)
ßEXTI_RTSR_RT7_Msk (0x1UL << EXTI_RTSR_RT7_Pos)
àEXTI_RTSR_RT7 EXTI_RTSR_RT7_Msk
áEXTI_RTSR_RT8_Pos (8U)
âEXTI_RTSR_RT8_Msk (0x1UL << EXTI_RTSR_RT8_Pos)
ãEXTI_RTSR_RT8 EXTI_RTSR_RT8_Msk
äEXTI_RTSR_RT9_Pos (9U)
åEXTI_RTSR_RT9_Msk (0x1UL << EXTI_RTSR_RT9_Pos)
æEXTI_RTSR_RT9 EXTI_RTSR_RT9_Msk
çEXTI_RTSR_RT10_Pos (10U)
èEXTI_RTSR_RT10_Msk (0x1UL << EXTI_RTSR_RT10_Pos)
éEXTI_RTSR_RT10 EXTI_RTSR_RT10_Msk
êEXTI_RTSR_RT11_Pos (11U)
ëEXTI_RTSR_RT11_Msk (0x1UL << EXTI_RTSR_RT11_Pos)
ìEXTI_RTSR_RT11 EXTI_RTSR_RT11_Msk
íEXTI_RTSR_RT12_Pos (12U)
îEXTI_RTSR_RT12_Msk (0x1UL << EXTI_RTSR_RT12_Pos)
ïEXTI_RTSR_RT12 EXTI_RTSR_RT12_Msk
ðEXTI_RTSR_RT13_Pos (13U)
ñEXTI_RTSR_RT13_Msk (0x1UL << EXTI_RTSR_RT13_Pos)
òEXTI_RTSR_RT13 EXTI_RTSR_RT13_Msk
óEXTI_RTSR_RT14_Pos (14U)
ôEXTI_RTSR_RT14_Msk (0x1UL << EXTI_RTSR_RT14_Pos)
õEXTI_RTSR_RT14 EXTI_RTSR_RT14_Msk
öEXTI_RTSR_RT15_Pos (15U)
÷EXTI_RTSR_RT15_Msk (0x1UL << EXTI_RTSR_RT15_Pos)
øEXTI_RTSR_RT15 EXTI_RTSR_RT15_Msk
ùEXTI_RTSR_RT16_Pos (16U)
úEXTI_RTSR_RT16_Msk (0x1UL << EXTI_RTSR_RT16_Pos)
ûEXTI_RTSR_RT16 EXTI_RTSR_RT16_Msk
üEXTI_RTSR_RT17_Pos (17U)
ýEXTI_RTSR_RT17_Msk (0x1UL << EXTI_RTSR_RT17_Pos)
þEXTI_RTSR_RT17 EXTI_RTSR_RT17_Msk
ÿEXTI_RTSR_RT19_Pos (19U)
€ EXTI_RTSR_RT19_Msk (0x1UL << EXTI_RTSR_RT19_Pos)
 EXTI_RTSR_RT19 EXTI_RTSR_RT19_Msk
‚ EXTI_RTSR_RT20_Pos (20U)
ƒ EXTI_RTSR_RT20_Msk (0x1UL << EXTI_RTSR_RT20_Pos)
„ EXTI_RTSR_RT20 EXTI_RTSR_RT20_Msk
… EXTI_RTSR_RT21_Pos (21U)
† EXTI_RTSR_RT21_Msk (0x1UL << EXTI_RTSR_RT21_Pos)
‡ EXTI_RTSR_RT21 EXTI_RTSR_RT21_Msk
ˆ EXTI_RTSR_RT22_Pos (22U)
‰ EXTI_RTSR_RT22_Msk (0x1UL << EXTI_RTSR_RT22_Pos)
Š EXTI_RTSR_RT22 EXTI_RTSR_RT22_Msk
 EXTI_RTSR_TR0 EXTI_RTSR_RT0
Ž EXTI_RTSR_TR1 EXTI_RTSR_RT1
 EXTI_RTSR_TR2 EXTI_RTSR_RT2
 EXTI_RTSR_TR3 EXTI_RTSR_RT3
‘ EXTI_RTSR_TR4 EXTI_RTSR_RT4
’ EXTI_RTSR_TR5 EXTI_RTSR_RT5
“ EXTI_RTSR_TR6 EXTI_RTSR_RT6
” EXTI_RTSR_TR7 EXTI_RTSR_RT7
• EXTI_RTSR_TR8 EXTI_RTSR_RT8
– EXTI_RTSR_TR9 EXTI_RTSR_RT9
— EXTI_RTSR_TR10 EXTI_RTSR_RT10
˜ EXTI_RTSR_TR11 EXTI_RTSR_RT11
™ EXTI_RTSR_TR12 EXTI_RTSR_RT12
š EXTI_RTSR_TR13 EXTI_RTSR_RT13
› EXTI_RTSR_TR14 EXTI_RTSR_RT14
œ EXTI_RTSR_TR15 EXTI_RTSR_RT15
 EXTI_RTSR_TR16 EXTI_RTSR_RT16
ž EXTI_RTSR_TR17 EXTI_RTSR_RT17
Ÿ EXTI_RTSR_TR19 EXTI_RTSR_RT19
  EXTI_RTSR_TR20 EXTI_RTSR_RT20
¡ EXTI_RTSR_TR21 EXTI_RTSR_RT21
¢ EXTI_RTSR_TR22 EXTI_RTSR_RT22
¥ EXTI_FTSR_FT0_Pos (0U)
¦ EXTI_FTSR_FT0_Msk (0x1UL << EXTI_FTSR_FT0_Pos)
§ EXTI_FTSR_FT0 EXTI_FTSR_FT0_Msk
¨ EXTI_FTSR_FT1_Pos (1U)
© EXTI_FTSR_FT1_Msk (0x1UL << EXTI_FTSR_FT1_Pos)
ª EXTI_FTSR_FT1 EXTI_FTSR_FT1_Msk
« EXTI_FTSR_FT2_Pos (2U)
¬ EXTI_FTSR_FT2_Msk (0x1UL << EXTI_FTSR_FT2_Pos)
­ EXTI_FTSR_FT2 EXTI_FTSR_FT2_Msk
® EXTI_FTSR_FT3_Pos (3U)
¯ EXTI_FTSR_FT3_Msk (0x1UL << EXTI_FTSR_FT3_Pos)
° EXTI_FTSR_FT3 EXTI_FTSR_FT3_Msk
± EXTI_FTSR_FT4_Pos (4U)
² EXTI_FTSR_FT4_Msk (0x1UL << EXTI_FTSR_FT4_Pos)
³ EXTI_FTSR_FT4 EXTI_FTSR_FT4_Msk
´ EXTI_FTSR_FT5_Pos (5U)
µ EXTI_FTSR_FT5_Msk (0x1UL << EXTI_FTSR_FT5_Pos)
¶ EXTI_FTSR_FT5 EXTI_FTSR_FT5_Msk
· EXTI_FTSR_FT6_Pos (6U)
¸ EXTI_FTSR_FT6_Msk (0x1UL << EXTI_FTSR_FT6_Pos)
¹ EXTI_FTSR_FT6 EXTI_FTSR_FT6_Msk
º EXTI_FTSR_FT7_Pos (7U)
» EXTI_FTSR_FT7_Msk (0x1UL << EXTI_FTSR_FT7_Pos)
¼ EXTI_FTSR_FT7 EXTI_FTSR_FT7_Msk
½ EXTI_FTSR_FT8_Pos (8U)
¾ EXTI_FTSR_FT8_Msk (0x1UL << EXTI_FTSR_FT8_Pos)
¿ EXTI_FTSR_FT8 EXTI_FTSR_FT8_Msk
À EXTI_FTSR_FT9_Pos (9U)
Á EXTI_FTSR_FT9_Msk (0x1UL << EXTI_FTSR_FT9_Pos)
 EXTI_FTSR_FT9 EXTI_FTSR_FT9_Msk
à EXTI_FTSR_FT10_Pos (10U)
Ä EXTI_FTSR_FT10_Msk (0x1UL << EXTI_FTSR_FT10_Pos)
Å EXTI_FTSR_FT10 EXTI_FTSR_FT10_Msk
Æ EXTI_FTSR_FT11_Pos (11U)
Ç EXTI_FTSR_FT11_Msk (0x1UL << EXTI_FTSR_FT11_Pos)
È EXTI_FTSR_FT11 EXTI_FTSR_FT11_Msk
É EXTI_FTSR_FT12_Pos (12U)
Ê EXTI_FTSR_FT12_Msk (0x1UL << EXTI_FTSR_FT12_Pos)
Ë EXTI_FTSR_FT12 EXTI_FTSR_FT12_Msk
Ì EXTI_FTSR_FT13_Pos (13U)
Í EXTI_FTSR_FT13_Msk (0x1UL << EXTI_FTSR_FT13_Pos)
Î EXTI_FTSR_FT13 EXTI_FTSR_FT13_Msk
Ï EXTI_FTSR_FT14_Pos (14U)
Ð EXTI_FTSR_FT14_Msk (0x1UL << EXTI_FTSR_FT14_Pos)
Ñ EXTI_FTSR_FT14 EXTI_FTSR_FT14_Msk
Ò EXTI_FTSR_FT15_Pos (15U)
Ó EXTI_FTSR_FT15_Msk (0x1UL << EXTI_FTSR_FT15_Pos)
Ô EXTI_FTSR_FT15 EXTI_FTSR_FT15_Msk
Õ EXTI_FTSR_FT16_Pos (16U)
Ö EXTI_FTSR_FT16_Msk (0x1UL << EXTI_FTSR_FT16_Pos)
× EXTI_FTSR_FT16 EXTI_FTSR_FT16_Msk
Ø EXTI_FTSR_FT17_Pos (17U)
Ù EXTI_FTSR_FT17_Msk (0x1UL << EXTI_FTSR_FT17_Pos)
Ú EXTI_FTSR_FT17 EXTI_FTSR_FT17_Msk
Û EXTI_FTSR_FT19_Pos (19U)
Ü EXTI_FTSR_FT19_Msk (0x1UL << EXTI_FTSR_FT19_Pos)
Ý EXTI_FTSR_FT19 EXTI_FTSR_FT19_Msk
Þ EXTI_FTSR_FT20_Pos (20U)
ß EXTI_FTSR_FT20_Msk (0x1UL << EXTI_FTSR_FT20_Pos)
à EXTI_FTSR_FT20 EXTI_FTSR_FT20_Msk
á EXTI_FTSR_FT21_Pos (21U)
â EXTI_FTSR_FT21_Msk (0x1UL << EXTI_FTSR_FT21_Pos)
ã EXTI_FTSR_FT21 EXTI_FTSR_FT21_Msk
ä EXTI_FTSR_FT22_Pos (22U)
å EXTI_FTSR_FT22_Msk (0x1UL << EXTI_FTSR_FT22_Pos)
æ EXTI_FTSR_FT22 EXTI_FTSR_FT22_Msk
é EXTI_FTSR_TR0 EXTI_FTSR_FT0
ê EXTI_FTSR_TR1 EXTI_FTSR_FT1
ë EXTI_FTSR_TR2 EXTI_FTSR_FT2
ì EXTI_FTSR_TR3 EXTI_FTSR_FT3
í EXTI_FTSR_TR4 EXTI_FTSR_FT4
î EXTI_FTSR_TR5 EXTI_FTSR_FT5
ï EXTI_FTSR_TR6 EXTI_FTSR_FT6
ð EXTI_FTSR_TR7 EXTI_FTSR_FT7
ñ EXTI_FTSR_TR8 EXTI_FTSR_FT8
ò EXTI_FTSR_TR9 EXTI_FTSR_FT9
ó EXTI_FTSR_TR10 EXTI_FTSR_FT10
ô EXTI_FTSR_TR11 EXTI_FTSR_FT11
õ EXTI_FTSR_TR12 EXTI_FTSR_FT12
ö EXTI_FTSR_TR13 EXTI_FTSR_FT13
÷ EXTI_FTSR_TR14 EXTI_FTSR_FT14
ø EXTI_FTSR_TR15 EXTI_FTSR_FT15
ù EXTI_FTSR_TR16 EXTI_FTSR_FT16
ú EXTI_FTSR_TR17 EXTI_FTSR_FT17
û EXTI_FTSR_TR19 EXTI_FTSR_FT19
ü EXTI_FTSR_TR20 EXTI_FTSR_FT20
ý EXTI_FTSR_TR21 EXTI_FTSR_FT21
þ EXTI_FTSR_TR22 EXTI_FTSR_FT22
EXTI_SWIER_SWI0_Pos (0U)
‚EXTI_SWIER_SWI0_Msk (0x1UL << EXTI_SWIER_SWI0_Pos)
ƒEXTI_SWIER_SWI0 EXTI_SWIER_SWI0_Msk
„EXTI_SWIER_SWI1_Pos (1U)
…EXTI_SWIER_SWI1_Msk (0x1UL << EXTI_SWIER_SWI1_Pos)
†EXTI_SWIER_SWI1 EXTI_SWIER_SWI1_Msk
‡EXTI_SWIER_SWI2_Pos (2U)
ˆEXTI_SWIER_SWI2_Msk (0x1UL << EXTI_SWIER_SWI2_Pos)
‰EXTI_SWIER_SWI2 EXTI_SWIER_SWI2_Msk
ŠEXTI_SWIER_SWI3_Pos (3U)
‹EXTI_SWIER_SWI3_Msk (0x1UL << EXTI_SWIER_SWI3_Pos)
ŒEXTI_SWIER_SWI3 EXTI_SWIER_SWI3_Msk
EXTI_SWIER_SWI4_Pos (4U)
ŽEXTI_SWIER_SWI4_Msk (0x1UL << EXTI_SWIER_SWI4_Pos)
EXTI_SWIER_SWI4 EXTI_SWIER_SWI4_Msk
EXTI_SWIER_SWI5_Pos (5U)
‘EXTI_SWIER_SWI5_Msk (0x1UL << EXTI_SWIER_SWI5_Pos)
’EXTI_SWIER_SWI5 EXTI_SWIER_SWI5_Msk
“EXTI_SWIER_SWI6_Pos (6U)
”EXTI_SWIER_SWI6_Msk (0x1UL << EXTI_SWIER_SWI6_Pos)
•EXTI_SWIER_SWI6 EXTI_SWIER_SWI6_Msk
–EXTI_SWIER_SWI7_Pos (7U)
—EXTI_SWIER_SWI7_Msk (0x1UL << EXTI_SWIER_SWI7_Pos)
˜EXTI_SWIER_SWI7 EXTI_SWIER_SWI7_Msk
™EXTI_SWIER_SWI8_Pos (8U)
šEXTI_SWIER_SWI8_Msk (0x1UL << EXTI_SWIER_SWI8_Pos)
›EXTI_SWIER_SWI8 EXTI_SWIER_SWI8_Msk
œEXTI_SWIER_SWI9_Pos (9U)
EXTI_SWIER_SWI9_Msk (0x1UL << EXTI_SWIER_SWI9_Pos)
žEXTI_SWIER_SWI9 EXTI_SWIER_SWI9_Msk
ŸEXTI_SWIER_SWI10_Pos (10U)
 EXTI_SWIER_SWI10_Msk (0x1UL << EXTI_SWIER_SWI10_Pos)
¡EXTI_SWIER_SWI10 EXTI_SWIER_SWI10_Msk
¢EXTI_SWIER_SWI11_Pos (11U)
£EXTI_SWIER_SWI11_Msk (0x1UL << EXTI_SWIER_SWI11_Pos)
¤EXTI_SWIER_SWI11 EXTI_SWIER_SWI11_Msk
¥EXTI_SWIER_SWI12_Pos (12U)
¦EXTI_SWIER_SWI12_Msk (0x1UL << EXTI_SWIER_SWI12_Pos)
§EXTI_SWIER_SWI12 EXTI_SWIER_SWI12_Msk
¨EXTI_SWIER_SWI13_Pos (13U)
©EXTI_SWIER_SWI13_Msk (0x1UL << EXTI_SWIER_SWI13_Pos)
ªEXTI_SWIER_SWI13 EXTI_SWIER_SWI13_Msk
«EXTI_SWIER_SWI14_Pos (14U)
¬EXTI_SWIER_SWI14_Msk (0x1UL << EXTI_SWIER_SWI14_Pos)
­EXTI_SWIER_SWI14 EXTI_SWIER_SWI14_Msk
®EXTI_SWIER_SWI15_Pos (15U)
¯EXTI_SWIER_SWI15_Msk (0x1UL << EXTI_SWIER_SWI15_Pos)
°EXTI_SWIER_SWI15 EXTI_SWIER_SWI15_Msk
±EXTI_SWIER_SWI16_Pos (16U)
²EXTI_SWIER_SWI16_Msk (0x1UL << EXTI_SWIER_SWI16_Pos)
³EXTI_SWIER_SWI16 EXTI_SWIER_SWI16_Msk
´EXTI_SWIER_SWI17_Pos (17U)
µEXTI_SWIER_SWI17_Msk (0x1UL << EXTI_SWIER_SWI17_Pos)
¶EXTI_SWIER_SWI17 EXTI_SWIER_SWI17_Msk
·EXTI_SWIER_SWI19_Pos (19U)
¸EXTI_SWIER_SWI19_Msk (0x1UL << EXTI_SWIER_SWI19_Pos)
¹EXTI_SWIER_SWI19 EXTI_SWIER_SWI19_Msk
ºEXTI_SWIER_SWI20_Pos (20U)
»EXTI_SWIER_SWI20_Msk (0x1UL << EXTI_SWIER_SWI20_Pos)
¼EXTI_SWIER_SWI20 EXTI_SWIER_SWI20_Msk
½EXTI_SWIER_SWI21_Pos (21U)
¾EXTI_SWIER_SWI21_Msk (0x1UL << EXTI_SWIER_SWI21_Pos)
¿EXTI_SWIER_SWI21 EXTI_SWIER_SWI21_Msk
ÀEXTI_SWIER_SWI22_Pos (22U)
ÁEXTI_SWIER_SWI22_Msk (0x1UL << EXTI_SWIER_SWI22_Pos)
ÂEXTI_SWIER_SWI22 EXTI_SWIER_SWI22_Msk
ÅEXTI_SWIER_SWIER0 EXTI_SWIER_SWI0
ÆEXTI_SWIER_SWIER1 EXTI_SWIER_SWI1
ÇEXTI_SWIER_SWIER2 EXTI_SWIER_SWI2
ÈEXTI_SWIER_SWIER3 EXTI_SWIER_SWI3
ÉEXTI_SWIER_SWIER4 EXTI_SWIER_SWI4
ÊEXTI_SWIER_SWIER5 EXTI_SWIER_SWI5
ËEXTI_SWIER_SWIER6 EXTI_SWIER_SWI6
ÌEXTI_SWIER_SWIER7 EXTI_SWIER_SWI7
ÍEXTI_SWIER_SWIER8 EXTI_SWIER_SWI8
ÎEXTI_SWIER_SWIER9 EXTI_SWIER_SWI9
ÏEXTI_SWIER_SWIER10 EXTI_SWIER_SWI10
ÐEXTI_SWIER_SWIER11 EXTI_SWIER_SWI11
ÑEXTI_SWIER_SWIER12 EXTI_SWIER_SWI12
ÒEXTI_SWIER_SWIER13 EXTI_SWIER_SWI13
ÓEXTI_SWIER_SWIER14 EXTI_SWIER_SWI14
ÔEXTI_SWIER_SWIER15 EXTI_SWIER_SWI15
ÕEXTI_SWIER_SWIER16 EXTI_SWIER_SWI16
ÖEXTI_SWIER_SWIER17 EXTI_SWIER_SWI17
×EXTI_SWIER_SWIER19 EXTI_SWIER_SWI19
ØEXTI_SWIER_SWIER20 EXTI_SWIER_SWI20
ÙEXTI_SWIER_SWIER21 EXTI_SWIER_SWI21
ÚEXTI_SWIER_SWIER22 EXTI_SWIER_SWI22
ÝEXTI_PR_PIF0_Pos (0U)
ÞEXTI_PR_PIF0_Msk (0x1UL << EXTI_PR_PIF0_Pos)
ßEXTI_PR_PIF0 EXTI_PR_PIF0_Msk
àEXTI_PR_PIF1_Pos (1U)
áEXTI_PR_PIF1_Msk (0x1UL << EXTI_PR_PIF1_Pos)
âEXTI_PR_PIF1 EXTI_PR_PIF1_Msk
ãEXTI_PR_PIF2_Pos (2U)
äEXTI_PR_PIF2_Msk (0x1UL << EXTI_PR_PIF2_Pos)
åEXTI_PR_PIF2 EXTI_PR_PIF2_Msk
æEXTI_PR_PIF3_Pos (3U)
çEXTI_PR_PIF3_Msk (0x1UL << EXTI_PR_PIF3_Pos)
èEXTI_PR_PIF3 EXTI_PR_PIF3_Msk
éEXTI_PR_PIF4_Pos (4U)
êEXTI_PR_PIF4_Msk (0x1UL << EXTI_PR_PIF4_Pos)
ëEXTI_PR_PIF4 EXTI_PR_PIF4_Msk
ìEXTI_PR_PIF5_Pos (5U)
íEXTI_PR_PIF5_Msk (0x1UL << EXTI_PR_PIF5_Pos)
îEXTI_PR_PIF5 EXTI_PR_PIF5_Msk
ïEXTI_PR_PIF6_Pos (6U)
ðEXTI_PR_PIF6_Msk (0x1UL << EXTI_PR_PIF6_Pos)
ñEXTI_PR_PIF6 EXTI_PR_PIF6_Msk
òEXTI_PR_PIF7_Pos (7U)
óEXTI_PR_PIF7_Msk (0x1UL << EXTI_PR_PIF7_Pos)
ôEXTI_PR_PIF7 EXTI_PR_PIF7_Msk
õEXTI_PR_PIF8_Pos (8U)
öEXTI_PR_PIF8_Msk (0x1UL << EXTI_PR_PIF8_Pos)
÷EXTI_PR_PIF8 EXTI_PR_PIF8_Msk
øEXTI_PR_PIF9_Pos (9U)
ùEXTI_PR_PIF9_Msk (0x1UL << EXTI_PR_PIF9_Pos)
úEXTI_PR_PIF9 EXTI_PR_PIF9_Msk
ûEXTI_PR_PIF10_Pos (10U)
üEXTI_PR_PIF10_Msk (0x1UL << EXTI_PR_PIF10_Pos)
ýEXTI_PR_PIF10 EXTI_PR_PIF10_Msk
þEXTI_PR_PIF11_Pos (11U)
ÿEXTI_PR_PIF11_Msk (0x1UL << EXTI_PR_PIF11_Pos)
€EXTI_PR_PIF11 EXTI_PR_PIF11_Msk
EXTI_PR_PIF12_Pos (12U)
‚EXTI_PR_PIF12_Msk (0x1UL << EXTI_PR_PIF12_Pos)
ƒEXTI_PR_PIF12 EXTI_PR_PIF12_Msk
„EXTI_PR_PIF13_Pos (13U)
…EXTI_PR_PIF13_Msk (0x1UL << EXTI_PR_PIF13_Pos)
†EXTI_PR_PIF13 EXTI_PR_PIF13_Msk
‡EXTI_PR_PIF14_Pos (14U)
ˆEXTI_PR_PIF14_Msk (0x1UL << EXTI_PR_PIF14_Pos)
‰EXTI_PR_PIF14 EXTI_PR_PIF14_Msk
ŠEXTI_PR_PIF15_Pos (15U)
‹EXTI_PR_PIF15_Msk (0x1UL << EXTI_PR_PIF15_Pos)
ŒEXTI_PR_PIF15 EXTI_PR_PIF15_Msk
EXTI_PR_PIF16_Pos (16U)
ŽEXTI_PR_PIF16_Msk (0x1UL << EXTI_PR_PIF16_Pos)
EXTI_PR_PIF16 EXTI_PR_PIF16_Msk
EXTI_PR_PIF17_Pos (17U)
‘EXTI_PR_PIF17_Msk (0x1UL << EXTI_PR_PIF17_Pos)
’EXTI_PR_PIF17 EXTI_PR_PIF17_Msk
“EXTI_PR_PIF19_Pos (19U)
”EXTI_PR_PIF19_Msk (0x1UL << EXTI_PR_PIF19_Pos)
•EXTI_PR_PIF19 EXTI_PR_PIF19_Msk
–EXTI_PR_PIF20_Pos (20U)
—EXTI_PR_PIF20_Msk (0x1UL << EXTI_PR_PIF20_Pos)
˜EXTI_PR_PIF20 EXTI_PR_PIF20_Msk
™EXTI_PR_PIF21_Pos (21U)
šEXTI_PR_PIF21_Msk (0x1UL << EXTI_PR_PIF21_Pos)
›EXTI_PR_PIF21 EXTI_PR_PIF21_Msk
œEXTI_PR_PIF22_Pos (22U)
EXTI_PR_PIF22_Msk (0x1UL << EXTI_PR_PIF22_Pos)
žEXTI_PR_PIF22 EXTI_PR_PIF22_Msk
¡EXTI_PR_PR0 EXTI_PR_PIF0
¢EXTI_PR_PR1 EXTI_PR_PIF1
£EXTI_PR_PR2 EXTI_PR_PIF2
¤EXTI_PR_PR3 EXTI_PR_PIF3
¥EXTI_PR_PR4 EXTI_PR_PIF4
¦EXTI_PR_PR5 EXTI_PR_PIF5
§EXTI_PR_PR6 EXTI_PR_PIF6
¨EXTI_PR_PR7 EXTI_PR_PIF7
©EXTI_PR_PR8 EXTI_PR_PIF8
ªEXTI_PR_PR9 EXTI_PR_PIF9
«EXTI_PR_PR10 EXTI_PR_PIF10
¬EXTI_PR_PR11 EXTI_PR_PIF11
­EXTI_PR_PR12 EXTI_PR_PIF12
®EXTI_PR_PR13 EXTI_PR_PIF13
¯EXTI_PR_PR14 EXTI_PR_PIF14
°EXTI_PR_PR15 EXTI_PR_PIF15
±EXTI_PR_PR16 EXTI_PR_PIF16
²EXTI_PR_PR17 EXTI_PR_PIF17
³EXTI_PR_PR19 EXTI_PR_PIF19
´EXTI_PR_PR20 EXTI_PR_PIF20
µEXTI_PR_PR21 EXTI_PR_PIF21
¶EXTI_PR_PR22 EXTI_PR_PIF22
¿FLASH_ACR_LATENCY_Pos (0U)
ÀFLASH_ACR_LATENCY_Msk (0x1UL << FLASH_ACR_LATENCY_Pos)
ÁFLASH_ACR_LATENCY FLASH_ACR_LATENCY_Msk
ÂFLASH_ACR_PRFTEN_Pos (1U)
ÃFLASH_ACR_PRFTEN_Msk (0x1UL << FLASH_ACR_PRFTEN_Pos)
ÄFLASH_ACR_PRFTEN FLASH_ACR_PRFTEN_Msk
ÅFLASH_ACR_SLEEP_PD_Pos (3U)
ÆFLASH_ACR_SLEEP_PD_Msk (0x1UL << FLASH_ACR_SLEEP_PD_Pos)
ÇFLASH_ACR_SLEEP_PD FLASH_ACR_SLEEP_PD_Msk
ÈFLASH_ACR_RUN_PD_Pos (4U)
ÉFLASH_ACR_RUN_PD_Msk (0x1UL << FLASH_ACR_RUN_PD_Pos)
ÊFLASH_ACR_RUN_PD FLASH_ACR_RUN_PD_Msk
ËFLASH_ACR_DISAB_BUF_Pos (5U)
ÌFLASH_ACR_DISAB_BUF_Msk (0x1UL << FLASH_ACR_DISAB_BUF_Pos)
ÍFLASH_ACR_DISAB_BUF FLASH_ACR_DISAB_BUF_Msk
ÎFLASH_ACR_PRE_READ_Pos (6U)
ÏFLASH_ACR_PRE_READ_Msk (0x1UL << FLASH_ACR_PRE_READ_Pos)
ÐFLASH_ACR_PRE_READ FLASH_ACR_PRE_READ_Msk
ÓFLASH_PECR_PELOCK_Pos (0U)
ÔFLASH_PECR_PELOCK_Msk (0x1UL << FLASH_PECR_PELOCK_Pos)
ÕFLASH_PECR_PELOCK FLASH_PECR_PELOCK_Msk
ÖFLASH_PECR_PRGLOCK_Pos (1U)
×FLASH_PECR_PRGLOCK_Msk (0x1UL << FLASH_PECR_PRGLOCK_Pos)
ØFLASH_PECR_PRGLOCK FLASH_PECR_PRGLOCK_Msk
ÙFLASH_PECR_OPTLOCK_Pos (2U)
ÚFLASH_PECR_OPTLOCK_Msk (0x1UL << FLASH_PECR_OPTLOCK_Pos)
ÛFLASH_PECR_OPTLOCK FLASH_PECR_OPTLOCK_Msk
ÜFLASH_PECR_PROG_Pos (3U)
ÝFLASH_PECR_PROG_Msk (0x1UL << FLASH_PECR_PROG_Pos)
ÞFLASH_PECR_PROG FLASH_PECR_PROG_Msk
ßFLASH_PECR_DATA_Pos (4U)
àFLASH_PECR_DATA_Msk (0x1UL << FLASH_PECR_DATA_Pos)
áFLASH_PECR_DATA FLASH_PECR_DATA_Msk
âFLASH_PECR_FIX_Pos (8U)
ãFLASH_PECR_FIX_Msk (0x1UL << FLASH_PECR_FIX_Pos)
äFLASH_PECR_FIX FLASH_PECR_FIX_Msk
åFLASH_PECR_ERASE_Pos (9U)
æFLASH_PECR_ERASE_Msk (0x1UL << FLASH_PECR_ERASE_Pos)
çFLASH_PECR_ERASE FLASH_PECR_ERASE_Msk
èFLASH_PECR_FPRG_Pos (10U)
éFLASH_PECR_FPRG_Msk (0x1UL << FLASH_PECR_FPRG_Pos)
êFLASH_PECR_FPRG FLASH_PECR_FPRG_Msk
ëFLASH_PECR_PARALLBANK_Pos (15U)
ìFLASH_PECR_PARALLBANK_Msk (0x1UL << FLASH_PECR_PARALLBANK_Pos)
íFLASH_PECR_PARALLBANK FLASH_PECR_PARALLBANK_Msk
îFLASH_PECR_EOPIE_Pos (16U)
ïFLASH_PECR_EOPIE_Msk (0x1UL << FLASH_PECR_EOPIE_Pos)
ðFLASH_PECR_EOPIE FLASH_PECR_EOPIE_Msk
ñFLASH_PECR_ERRIE_Pos (17U)
òFLASH_PECR_ERRIE_Msk (0x1UL << FLASH_PECR_ERRIE_Pos)
óFLASH_PECR_ERRIE FLASH_PECR_ERRIE_Msk
ôFLASH_PECR_OBL_LAUNCH_Pos (18U)
õFLASH_PECR_OBL_LAUNCH_Msk (0x1UL << FLASH_PECR_OBL_LAUNCH_Pos)
öFLASH_PECR_OBL_LAUNCH FLASH_PECR_OBL_LAUNCH_Msk
÷FLASH_PECR_HALF_ARRAY_Pos (19U)
øFLASH_PECR_HALF_ARRAY_Msk (0x1UL << FLASH_PECR_HALF_ARRAY_Pos)
ùFLASH_PECR_HALF_ARRAY FLASH_PECR_HALF_ARRAY_Msk
úFLASH_PECR_NZDISABLE_Pos (22U)
ûFLASH_PECR_NZDISABLE_Msk (0x1UL << FLASH_PECR_NZDISABLE_Pos)
üFLASH_PECR_NZDISABLE FLASH_PECR_NZDISABLE_Msk
ÿFLASH_PDKEYR_PDKEYR_Pos (0U)
€FLASH_PDKEYR_PDKEYR_Msk (0xFFFFFFFFUL << FLASH_PDKEYR_PDKEYR_Pos)
FLASH_PDKEYR_PDKEYR FLASH_PDKEYR_PDKEYR_Msk
„FLASH_PEKEYR_PEKEYR_Pos (0U)
…FLASH_PEKEYR_PEKEYR_Msk (0xFFFFFFFFUL << FLASH_PEKEYR_PEKEYR_Pos)
†FLASH_PEKEYR_PEKEYR FLASH_PEKEYR_PEKEYR_Msk
‰FLASH_PRGKEYR_PRGKEYR_Pos (0U)
ŠFLASH_PRGKEYR_PRGKEYR_Msk (0xFFFFFFFFUL << FLASH_PRGKEYR_PRGKEYR_Pos)
‹FLASH_PRGKEYR_PRGKEYR FLASH_PRGKEYR_PRGKEYR_Msk
ŽFLASH_OPTKEYR_OPTKEYR_Pos (0U)
FLASH_OPTKEYR_OPTKEYR_Msk (0xFFFFFFFFUL << FLASH_OPTKEYR_OPTKEYR_Pos)
FLASH_OPTKEYR_OPTKEYR FLASH_OPTKEYR_OPTKEYR_Msk
“FLASH_SR_BSY_Pos (0U)
”FLASH_SR_BSY_Msk (0x1UL << FLASH_SR_BSY_Pos)
•FLASH_SR_BSY FLASH_SR_BSY_Msk
–FLASH_SR_EOP_Pos (1U)
—FLASH_SR_EOP_Msk (0x1UL << FLASH_SR_EOP_Pos)
˜FLASH_SR_EOP FLASH_SR_EOP_Msk
™FLASH_SR_HVOFF_Pos (2U)
šFLASH_SR_HVOFF_Msk (0x1UL << FLASH_SR_HVOFF_Pos)
›FLASH_SR_HVOFF FLASH_SR_HVOFF_Msk
œFLASH_SR_READY_Pos (3U)
FLASH_SR_READY_Msk (0x1UL << FLASH_SR_READY_Pos)
žFLASH_SR_READY FLASH_SR_READY_Msk
 FLASH_SR_WRPERR_Pos (8U)
¡FLASH_SR_WRPERR_Msk (0x1UL << FLASH_SR_WRPERR_Pos)
¢FLASH_SR_WRPERR FLASH_SR_WRPERR_Msk
£FLASH_SR_PGAERR_Pos (9U)
¤FLASH_SR_PGAERR_Msk (0x1UL << FLASH_SR_PGAERR_Pos)
¥FLASH_SR_PGAERR FLASH_SR_PGAERR_Msk
¦FLASH_SR_SIZERR_Pos (10U)
§FLASH_SR_SIZERR_Msk (0x1UL << FLASH_SR_SIZERR_Pos)
¨FLASH_SR_SIZERR FLASH_SR_SIZERR_Msk
©FLASH_SR_OPTVERR_Pos (11U)
ªFLASH_SR_OPTVERR_Msk (0x1UL << FLASH_SR_OPTVERR_Pos)
«FLASH_SR_OPTVERR FLASH_SR_OPTVERR_Msk
¬FLASH_SR_RDERR_Pos (13U)
­FLASH_SR_RDERR_Msk (0x1UL << FLASH_SR_RDERR_Pos)
®FLASH_SR_RDERR FLASH_SR_RDERR_Msk
¯FLASH_SR_NOTZEROERR_Pos (16U)
°FLASH_SR_NOTZEROERR_Msk (0x1UL << FLASH_SR_NOTZEROERR_Pos)
±FLASH_SR_NOTZEROERR FLASH_SR_NOTZEROERR_Msk
²FLASH_SR_FWWERR_Pos (17U)
³FLASH_SR_FWWERR_Msk (0x1UL << FLASH_SR_FWWERR_Pos)
´FLASH_SR_FWWERR FLASH_SR_FWWERR_Msk
·FLASH_SR_FWWER FLASH_SR_FWWERR
¸FLASH_SR_ENHV FLASH_SR_HVOFF
¹FLASH_SR_ENDHV FLASH_SR_HVOFF
¼FLASH_OPTR_RDPROT_Pos (0U)
½FLASH_OPTR_RDPROT_Msk (0xFFUL << FLASH_OPTR_RDPROT_Pos)
¾FLASH_OPTR_RDPROT FLASH_OPTR_RDPROT_Msk
¿FLASH_OPTR_WPRMOD_Pos (8U)
ÀFLASH_OPTR_WPRMOD_Msk (0x1UL << FLASH_OPTR_WPRMOD_Pos)
ÁFLASH_OPTR_WPRMOD FLASH_OPTR_WPRMOD_Msk
ÂFLASH_OPTR_BOR_LEV_Pos (16U)
ÃFLASH_OPTR_BOR_LEV_Msk (0xFUL << FLASH_OPTR_BOR_LEV_Pos)
ÄFLASH_OPTR_BOR_LEV FLASH_OPTR_BOR_LEV_Msk
ÅFLASH_OPTR_IWDG_SW_Pos (20U)
ÆFLASH_OPTR_IWDG_SW_Msk (0x1UL << FLASH_OPTR_IWDG_SW_Pos)
ÇFLASH_OPTR_IWDG_SW FLASH_OPTR_IWDG_SW_Msk
ÈFLASH_OPTR_nRST_STOP_Pos (21U)
ÉFLASH_OPTR_nRST_STOP_Msk (0x1UL << FLASH_OPTR_nRST_STOP_Pos)
ÊFLASH_OPTR_nRST_STOP FLASH_OPTR_nRST_STOP_Msk
ËFLASH_OPTR_nRST_STDBY_Pos (22U)
ÌFLASH_OPTR_nRST_STDBY_Msk (0x1UL << FLASH_OPTR_nRST_STDBY_Pos)
ÍFLASH_OPTR_nRST_STDBY FLASH_OPTR_nRST_STDBY_Msk
ÎFLASH_OPTR_BFB2_Pos (23U)
ÏFLASH_OPTR_BFB2_Msk (0x1UL << FLASH_OPTR_BFB2_Pos)
ÐFLASH_OPTR_BFB2 FLASH_OPTR_BFB2_Msk
ÑFLASH_OPTR_USER_Pos (20U)
ÒFLASH_OPTR_USER_Msk (0x7UL << FLASH_OPTR_USER_Pos)
ÓFLASH_OPTR_USER FLASH_OPTR_USER_Msk
ÔFLASH_OPTR_BOOT1_Pos (31U)
ÕFLASH_OPTR_BOOT1_Msk (0x1UL << FLASH_OPTR_BOOT1_Pos)
ÖFLASH_OPTR_BOOT1 FLASH_OPTR_BOOT1_Msk
ÙFLASH_WRPR_WRP_Pos (0U)
ÚFLASH_WRPR_WRP_Msk (0xFFFFUL << FLASH_WRPR_WRP_Pos)
ÛFLASH_WRPR_WRP FLASH_WRPR_WRP_Msk
ãGPIO_MODER_MODE0_Pos (0U)
äGPIO_MODER_MODE0_Msk (0x3UL << GPIO_MODER_MODE0_Pos)
åGPIO_MODER_MODE0 GPIO_MODER_MODE0_Msk
æGPIO_MODER_MODE0_0 (0x1UL << GPIO_MODER_MODE0_Pos)
çGPIO_MODER_MODE0_1 (0x2UL << GPIO_MODER_MODE0_Pos)
èGPIO_MODER_MODE1_Pos (2U)
éGPIO_MODER_MODE1_Msk (0x3UL << GPIO_MODER_MODE1_Pos)
êGPIO_MODER_MODE1 GPIO_MODER_MODE1_Msk
ëGPIO_MODER_MODE1_0 (0x1UL << GPIO_MODER_MODE1_Pos)
ìGPIO_MODER_MODE1_1 (0x2UL << GPIO_MODER_MODE1_Pos)
íGPIO_MODER_MODE2_Pos (4U)
îGPIO_MODER_MODE2_Msk (0x3UL << GPIO_MODER_MODE2_Pos)
ïGPIO_MODER_MODE2 GPIO_MODER_MODE2_Msk
ðGPIO_MODER_MODE2_0 (0x1UL << GPIO_MODER_MODE2_Pos)
ñGPIO_MODER_MODE2_1 (0x2UL << GPIO_MODER_MODE2_Pos)
òGPIO_MODER_MODE3_Pos (6U)
óGPIO_MODER_MODE3_Msk (0x3UL << GPIO_MODER_MODE3_Pos)
ôGPIO_MODER_MODE3 GPIO_MODER_MODE3_Msk
õGPIO_MODER_MODE3_0 (0x1UL << GPIO_MODER_MODE3_Pos)
öGPIO_MODER_MODE3_1 (0x2UL << GPIO_MODER_MODE3_Pos)
÷GPIO_MODER_MODE4_Pos (8U)
øGPIO_MODER_MODE4_Msk (0x3UL << GPIO_MODER_MODE4_Pos)
ùGPIO_MODER_MODE4 GPIO_MODER_MODE4_Msk
úGPIO_MODER_MODE4_0 (0x1UL << GPIO_MODER_MODE4_Pos)
ûGPIO_MODER_MODE4_1 (0x2UL << GPIO_MODER_MODE4_Pos)
üGPIO_MODER_MODE5_Pos (10U)
ýGPIO_MODER_MODE5_Msk (0x3UL << GPIO_MODER_MODE5_Pos)
þGPIO_MODER_MODE5 GPIO_MODER_MODE5_Msk
ÿGPIO_MODER_MODE5_0 (0x1UL << GPIO_MODER_MODE5_Pos)
€GPIO_MODER_MODE5_1 (0x2UL << GPIO_MODER_MODE5_Pos)
GPIO_MODER_MODE6_Pos (12U)
‚GPIO_MODER_MODE6_Msk (0x3UL << GPIO_MODER_MODE6_Pos)
ƒGPIO_MODER_MODE6 GPIO_MODER_MODE6_Msk
„GPIO_MODER_MODE6_0 (0x1UL << GPIO_MODER_MODE6_Pos)
…GPIO_MODER_MODE6_1 (0x2UL << GPIO_MODER_MODE6_Pos)
†GPIO_MODER_MODE7_Pos (14U)
‡GPIO_MODER_MODE7_Msk (0x3UL << GPIO_MODER_MODE7_Pos)
ˆGPIO_MODER_MODE7 GPIO_MODER_MODE7_Msk
‰GPIO_MODER_MODE7_0 (0x1UL << GPIO_MODER_MODE7_Pos)
ŠGPIO_MODER_MODE7_1 (0x2UL << GPIO_MODER_MODE7_Pos)
‹GPIO_MODER_MODE8_Pos (16U)
ŒGPIO_MODER_MODE8_Msk (0x3UL << GPIO_MODER_MODE8_Pos)
GPIO_MODER_MODE8 GPIO_MODER_MODE8_Msk
ŽGPIO_MODER_MODE8_0 (0x1UL << GPIO_MODER_MODE8_Pos)
GPIO_MODER_MODE8_1 (0x2UL << GPIO_MODER_MODE8_Pos)
GPIO_MODER_MODE9_Pos (18U)
‘GPIO_MODER_MODE9_Msk (0x3UL << GPIO_MODER_MODE9_Pos)
’GPIO_MODER_MODE9 GPIO_MODER_MODE9_Msk
“GPIO_MODER_MODE9_0 (0x1UL << GPIO_MODER_MODE9_Pos)
”GPIO_MODER_MODE9_1 (0x2UL << GPIO_MODER_MODE9_Pos)
•GPIO_MODER_MODE10_Pos (20U)
–GPIO_MODER_MODE10_Msk (0x3UL << GPIO_MODER_MODE10_Pos)
—GPIO_MODER_MODE10 GPIO_MODER_MODE10_Msk
˜GPIO_MODER_MODE10_0 (0x1UL << GPIO_MODER_MODE10_Pos)
™GPIO_MODER_MODE10_1 (0x2UL << GPIO_MODER_MODE10_Pos)
šGPIO_MODER_MODE11_Pos (22U)
›GPIO_MODER_MODE11_Msk (0x3UL << GPIO_MODER_MODE11_Pos)
œGPIO_MODER_MODE11 GPIO_MODER_MODE11_Msk
GPIO_MODER_MODE11_0 (0x1UL << GPIO_MODER_MODE11_Pos)
žGPIO_MODER_MODE11_1 (0x2UL << GPIO_MODER_MODE11_Pos)
ŸGPIO_MODER_MODE12_Pos (24U)
 GPIO_MODER_MODE12_Msk (0x3UL << GPIO_MODER_MODE12_Pos)
¡GPIO_MODER_MODE12 GPIO_MODER_MODE12_Msk
¢GPIO_MODER_MODE12_0 (0x1UL << GPIO_MODER_MODE12_Pos)
£GPIO_MODER_MODE12_1 (0x2UL << GPIO_MODER_MODE12_Pos)
¤GPIO_MODER_MODE13_Pos (26U)
¥GPIO_MODER_MODE13_Msk (0x3UL << GPIO_MODER_MODE13_Pos)
¦GPIO_MODER_MODE13 GPIO_MODER_MODE13_Msk
§GPIO_MODER_MODE13_0 (0x1UL << GPIO_MODER_MODE13_Pos)
¨GPIO_MODER_MODE13_1 (0x2UL << GPIO_MODER_MODE13_Pos)
©GPIO_MODER_MODE14_Pos (28U)
ªGPIO_MODER_MODE14_Msk (0x3UL << GPIO_MODER_MODE14_Pos)
«GPIO_MODER_MODE14 GPIO_MODER_MODE14_Msk
¬GPIO_MODER_MODE14_0 (0x1UL << GPIO_MODER_MODE14_Pos)
­GPIO_MODER_MODE14_1 (0x2UL << GPIO_MODER_MODE14_Pos)
®GPIO_MODER_MODE15_Pos (30U)
¯GPIO_MODER_MODE15_Msk (0x3UL << GPIO_MODER_MODE15_Pos)
°GPIO_MODER_MODE15 GPIO_MODER_MODE15_Msk
±GPIO_MODER_MODE15_0 (0x1UL << GPIO_MODER_MODE15_Pos)
²GPIO_MODER_MODE15_1 (0x2UL << GPIO_MODER_MODE15_Pos)
µGPIO_OTYPER_OT_0 (0x00000001U)
¶GPIO_OTYPER_OT_1 (0x00000002U)
·GPIO_OTYPER_OT_2 (0x00000004U)
¸GPIO_OTYPER_OT_3 (0x00000008U)
¹GPIO_OTYPER_OT_4 (0x00000010U)
ºGPIO_OTYPER_OT_5 (0x00000020U)
»GPIO_OTYPER_OT_6 (0x00000040U)
¼GPIO_OTYPER_OT_7 (0x00000080U)
½GPIO_OTYPER_OT_8 (0x00000100U)
¾GPIO_OTYPER_OT_9 (0x00000200U)
¿GPIO_OTYPER_OT_10 (0x00000400U)
ÀGPIO_OTYPER_OT_11 (0x00000800U)
ÁGPIO_OTYPER_OT_12 (0x00001000U)
ÂGPIO_OTYPER_OT_13 (0x00002000U)
ÃGPIO_OTYPER_OT_14 (0x00004000U)
ÄGPIO_OTYPER_OT_15 (0x00008000U)
ÇGPIO_OSPEEDER_OSPEED0_Pos (0U)
ÈGPIO_OSPEEDER_OSPEED0_Msk (0x3UL << GPIO_OSPEEDER_OSPEED0_Pos)
ÉGPIO_OSPEEDER_OSPEED0 GPIO_OSPEEDER_OSPEED0_Msk
ÊGPIO_OSPEEDER_OSPEED0_0 (0x1UL << GPIO_OSPEEDER_OSPEED0_Pos)
ËGPIO_OSPEEDER_OSPEED0_1 (0x2UL << GPIO_OSPEEDER_OSPEED0_Pos)
ÌGPIO_OSPEEDER_OSPEED1_Pos (2U)
ÍGPIO_OSPEEDER_OSPEED1_Msk (0x3UL << GPIO_OSPEEDER_OSPEED1_Pos)
ÎGPIO_OSPEEDER_OSPEED1 GPIO_OSPEEDER_OSPEED1_Msk
ÏGPIO_OSPEEDER_OSPEED1_0 (0x1UL << GPIO_OSPEEDER_OSPEED1_Pos)
ÐGPIO_OSPEEDER_OSPEED1_1 (0x2UL << GPIO_OSPEEDER_OSPEED1_Pos)
ÑGPIO_OSPEEDER_OSPEED2_Pos (4U)
ÒGPIO_OSPEEDER_OSPEED2_Msk (0x3UL << GPIO_OSPEEDER_OSPEED2_Pos)
ÓGPIO_OSPEEDER_OSPEED2 GPIO_OSPEEDER_OSPEED2_Msk
ÔGPIO_OSPEEDER_OSPEED2_0 (0x1UL << GPIO_OSPEEDER_OSPEED2_Pos)
ÕGPIO_OSPEEDER_OSPEED2_1 (0x2UL << GPIO_OSPEEDER_OSPEED2_Pos)
ÖGPIO_OSPEEDER_OSPEED3_Pos (6U)
×GPIO_OSPEEDER_OSPEED3_Msk (0x3UL << GPIO_OSPEEDER_OSPEED3_Pos)
ØGPIO_OSPEEDER_OSPEED3 GPIO_OSPEEDER_OSPEED3_Msk
ÙGPIO_OSPEEDER_OSPEED3_0 (0x1UL << GPIO_OSPEEDER_OSPEED3_Pos)
ÚGPIO_OSPEEDER_OSPEED3_1 (0x2UL << GPIO_OSPEEDER_OSPEED3_Pos)
ÛGPIO_OSPEEDER_OSPEED4_Pos (8U)
ÜGPIO_OSPEEDER_OSPEED4_Msk (0x3UL << GPIO_OSPEEDER_OSPEED4_Pos)
ÝGPIO_OSPEEDER_OSPEED4 GPIO_OSPEEDER_OSPEED4_Msk
ÞGPIO_OSPEEDER_OSPEED4_0 (0x1UL << GPIO_OSPEEDER_OSPEED4_Pos)
ßGPIO_OSPEEDER_OSPEED4_1 (0x2UL << GPIO_OSPEEDER_OSPEED4_Pos)
àGPIO_OSPEEDER_OSPEED5_Pos (10U)
áGPIO_OSPEEDER_OSPEED5_Msk (0x3UL << GPIO_OSPEEDER_OSPEED5_Pos)
âGPIO_OSPEEDER_OSPEED5 GPIO_OSPEEDER_OSPEED5_Msk
ãGPIO_OSPEEDER_OSPEED5_0 (0x1UL << GPIO_OSPEEDER_OSPEED5_Pos)
äGPIO_OSPEEDER_OSPEED5_1 (0x2UL << GPIO_OSPEEDER_OSPEED5_Pos)
åGPIO_OSPEEDER_OSPEED6_Pos (12U)
æGPIO_OSPEEDER_OSPEED6_Msk (0x3UL << GPIO_OSPEEDER_OSPEED6_Pos)
çGPIO_OSPEEDER_OSPEED6 GPIO_OSPEEDER_OSPEED6_Msk
èGPIO_OSPEEDER_OSPEED6_0 (0x1UL << GPIO_OSPEEDER_OSPEED6_Pos)
éGPIO_OSPEEDER_OSPEED6_1 (0x2UL << GPIO_OSPEEDER_OSPEED6_Pos)
êGPIO_OSPEEDER_OSPEED7_Pos (14U)
ëGPIO_OSPEEDER_OSPEED7_Msk (0x3UL << GPIO_OSPEEDER_OSPEED7_Pos)
ìGPIO_OSPEEDER_OSPEED7 GPIO_OSPEEDER_OSPEED7_Msk
íGPIO_OSPEEDER_OSPEED7_0 (0x1UL << GPIO_OSPEEDER_OSPEED7_Pos)
îGPIO_OSPEEDER_OSPEED7_1 (0x2UL << GPIO_OSPEEDER_OSPEED7_Pos)
ïGPIO_OSPEEDER_OSPEED8_Pos (16U)
ðGPIO_OSPEEDER_OSPEED8_Msk (0x3UL << GPIO_OSPEEDER_OSPEED8_Pos)
ñGPIO_OSPEEDER_OSPEED8 GPIO_OSPEEDER_OSPEED8_Msk
òGPIO_OSPEEDER_OSPEED8_0 (0x1UL << GPIO_OSPEEDER_OSPEED8_Pos)
óGPIO_OSPEEDER_OSPEED8_1 (0x2UL << GPIO_OSPEEDER_OSPEED8_Pos)
ôGPIO_OSPEEDER_OSPEED9_Pos (18U)
õGPIO_OSPEEDER_OSPEED9_Msk (0x3UL << GPIO_OSPEEDER_OSPEED9_Pos)
öGPIO_OSPEEDER_OSPEED9 GPIO_OSPEEDER_OSPEED9_Msk
÷GPIO_OSPEEDER_OSPEED9_0 (0x1UL << GPIO_OSPEEDER_OSPEED9_Pos)
øGPIO_OSPEEDER_OSPEED9_1 (0x2UL << GPIO_OSPEEDER_OSPEED9_Pos)
ùGPIO_OSPEEDER_OSPEED10_Pos (20U)
úGPIO_OSPEEDER_OSPEED10_Msk (0x3UL << GPIO_OSPEEDER_OSPEED10_Pos)
ûGPIO_OSPEEDER_OSPEED10 GPIO_OSPEEDER_OSPEED10_Msk
üGPIO_OSPEEDER_OSPEED10_0 (0x1UL << GPIO_OSPEEDER_OSPEED10_Pos)
ýGPIO_OSPEEDER_OSPEED10_1 (0x2UL << GPIO_OSPEEDER_OSPEED10_Pos)
þGPIO_OSPEEDER_OSPEED11_Pos (22U)
ÿGPIO_OSPEEDER_OSPEED11_Msk (0x3UL << GPIO_OSPEEDER_OSPEED11_Pos)
€GPIO_OSPEEDER_OSPEED11 GPIO_OSPEEDER_OSPEED11_Msk
GPIO_OSPEEDER_OSPEED11_0 (0x1UL << GPIO_OSPEEDER_OSPEED11_Pos)
‚GPIO_OSPEEDER_OSPEED11_1 (0x2UL << GPIO_OSPEEDER_OSPEED11_Pos)
ƒGPIO_OSPEEDER_OSPEED12_Pos (24U)
„GPIO_OSPEEDER_OSPEED12_Msk (0x3UL << GPIO_OSPEEDER_OSPEED12_Pos)
…GPIO_OSPEEDER_OSPEED12 GPIO_OSPEEDER_OSPEED12_Msk
†GPIO_OSPEEDER_OSPEED12_0 (0x1UL << GPIO_OSPEEDER_OSPEED12_Pos)
‡GPIO_OSPEEDER_OSPEED12_1 (0x2UL << GPIO_OSPEEDER_OSPEED12_Pos)
ˆGPIO_OSPEEDER_OSPEED13_Pos (26U)
‰GPIO_OSPEEDER_OSPEED13_Msk (0x3UL << GPIO_OSPEEDER_OSPEED13_Pos)
ŠGPIO_OSPEEDER_OSPEED13 GPIO_OSPEEDER_OSPEED13_Msk
‹GPIO_OSPEEDER_OSPEED13_0 (0x1UL << GPIO_OSPEEDER_OSPEED13_Pos)
ŒGPIO_OSPEEDER_OSPEED13_1 (0x2UL << GPIO_OSPEEDER_OSPEED13_Pos)
GPIO_OSPEEDER_OSPEED14_Pos (28U)
ŽGPIO_OSPEEDER_OSPEED14_Msk (0x3UL << GPIO_OSPEEDER_OSPEED14_Pos)
GPIO_OSPEEDER_OSPEED14 GPIO_OSPEEDER_OSPEED14_Msk
GPIO_OSPEEDER_OSPEED14_0 (0x1UL << GPIO_OSPEEDER_OSPEED14_Pos)
‘GPIO_OSPEEDER_OSPEED14_1 (0x2UL << GPIO_OSPEEDER_OSPEED14_Pos)
’GPIO_OSPEEDER_OSPEED15_Pos (30U)
“GPIO_OSPEEDER_OSPEED15_Msk (0x3UL << GPIO_OSPEEDER_OSPEED15_Pos)
”GPIO_OSPEEDER_OSPEED15 GPIO_OSPEEDER_OSPEED15_Msk
•GPIO_OSPEEDER_OSPEED15_0 (0x1UL << GPIO_OSPEEDER_OSPEED15_Pos)
–GPIO_OSPEEDER_OSPEED15_1 (0x2UL << GPIO_OSPEEDER_OSPEED15_Pos)
™GPIO_PUPDR_PUPD0_Pos (0U)
šGPIO_PUPDR_PUPD0_Msk (0x3UL << GPIO_PUPDR_PUPD0_Pos)
›GPIO_PUPDR_PUPD0 GPIO_PUPDR_PUPD0_Msk
œGPIO_PUPDR_PUPD0_0 (0x1UL << GPIO_PUPDR_PUPD0_Pos)
GPIO_PUPDR_PUPD0_1 (0x2UL << GPIO_PUPDR_PUPD0_Pos)
žGPIO_PUPDR_PUPD1_Pos (2U)
ŸGPIO_PUPDR_PUPD1_Msk (0x3UL << GPIO_PUPDR_PUPD1_Pos)
 GPIO_PUPDR_PUPD1 GPIO_PUPDR_PUPD1_Msk
¡GPIO_PUPDR_PUPD1_0 (0x1UL << GPIO_PUPDR_PUPD1_Pos)
¢GPIO_PUPDR_PUPD1_1 (0x2UL << GPIO_PUPDR_PUPD1_Pos)
£GPIO_PUPDR_PUPD2_Pos (4U)
¤GPIO_PUPDR_PUPD2_Msk (0x3UL << GPIO_PUPDR_PUPD2_Pos)
¥GPIO_PUPDR_PUPD2 GPIO_PUPDR_PUPD2_Msk
¦GPIO_PUPDR_PUPD2_0 (0x1UL << GPIO_PUPDR_PUPD2_Pos)
§GPIO_PUPDR_PUPD2_1 (0x2UL << GPIO_PUPDR_PUPD2_Pos)
¨GPIO_PUPDR_PUPD3_Pos (6U)
©GPIO_PUPDR_PUPD3_Msk (0x3UL << GPIO_PUPDR_PUPD3_Pos)
ªGPIO_PUPDR_PUPD3 GPIO_PUPDR_PUPD3_Msk
«GPIO_PUPDR_PUPD3_0 (0x1UL << GPIO_PUPDR_PUPD3_Pos)
¬GPIO_PUPDR_PUPD3_1 (0x2UL << GPIO_PUPDR_PUPD3_Pos)
­GPIO_PUPDR_PUPD4_Pos (8U)
®GPIO_PUPDR_PUPD4_Msk (0x3UL << GPIO_PUPDR_PUPD4_Pos)
¯GPIO_PUPDR_PUPD4 GPIO_PUPDR_PUPD4_Msk
°GPIO_PUPDR_PUPD4_0 (0x1UL << GPIO_PUPDR_PUPD4_Pos)
±GPIO_PUPDR_PUPD4_1 (0x2UL << GPIO_PUPDR_PUPD4_Pos)
²GPIO_PUPDR_PUPD5_Pos (10U)
³GPIO_PUPDR_PUPD5_Msk (0x3UL << GPIO_PUPDR_PUPD5_Pos)
´GPIO_PUPDR_PUPD5 GPIO_PUPDR_PUPD5_Msk
µGPIO_PUPDR_PUPD5_0 (0x1UL << GPIO_PUPDR_PUPD5_Pos)
¶GPIO_PUPDR_PUPD5_1 (0x2UL << GPIO_PUPDR_PUPD5_Pos)
·GPIO_PUPDR_PUPD6_Pos (12U)
¸GPIO_PUPDR_PUPD6_Msk (0x3UL << GPIO_PUPDR_PUPD6_Pos)
¹GPIO_PUPDR_PUPD6 GPIO_PUPDR_PUPD6_Msk
ºGPIO_PUPDR_PUPD6_0 (0x1UL << GPIO_PUPDR_PUPD6_Pos)
»GPIO_PUPDR_PUPD6_1 (0x2UL << GPIO_PUPDR_PUPD6_Pos)
¼GPIO_PUPDR_PUPD7_Pos (14U)
½GPIO_PUPDR_PUPD7_Msk (0x3UL << GPIO_PUPDR_PUPD7_Pos)
¾GPIO_PUPDR_PUPD7 GPIO_PUPDR_PUPD7_Msk
¿GPIO_PUPDR_PUPD7_0 (0x1UL << GPIO_PUPDR_PUPD7_Pos)
ÀGPIO_PUPDR_PUPD7_1 (0x2UL << GPIO_PUPDR_PUPD7_Pos)
ÁGPIO_PUPDR_PUPD8_Pos (16U)
ÂGPIO_PUPDR_PUPD8_Msk (0x3UL << GPIO_PUPDR_PUPD8_Pos)
ÃGPIO_PUPDR_PUPD8 GPIO_PUPDR_PUPD8_Msk
ÄGPIO_PUPDR_PUPD8_0 (0x1UL << GPIO_PUPDR_PUPD8_Pos)
ÅGPIO_PUPDR_PUPD8_1 (0x2UL << GPIO_PUPDR_PUPD8_Pos)
ÆGPIO_PUPDR_PUPD9_Pos (18U)
ÇGPIO_PUPDR_PUPD9_Msk (0x3UL << GPIO_PUPDR_PUPD9_Pos)
ÈGPIO_PUPDR_PUPD9 GPIO_PUPDR_PUPD9_Msk
ÉGPIO_PUPDR_PUPD9_0 (0x1UL << GPIO_PUPDR_PUPD9_Pos)
ÊGPIO_PUPDR_PUPD9_1 (0x2UL << GPIO_PUPDR_PUPD9_Pos)
ËGPIO_PUPDR_PUPD10_Pos (20U)
ÌGPIO_PUPDR_PUPD10_Msk (0x3UL << GPIO_PUPDR_PUPD10_Pos)
ÍGPIO_PUPDR_PUPD10 GPIO_PUPDR_PUPD10_Msk
ÎGPIO_PUPDR_PUPD10_0 (0x1UL << GPIO_PUPDR_PUPD10_Pos)
ÏGPIO_PUPDR_PUPD10_1 (0x2UL << GPIO_PUPDR_PUPD10_Pos)
ÐGPIO_PUPDR_PUPD11_Pos (22U)
ÑGPIO_PUPDR_PUPD11_Msk (0x3UL << GPIO_PUPDR_PUPD11_Pos)
ÒGPIO_PUPDR_PUPD11 GPIO_PUPDR_PUPD11_Msk
ÓGPIO_PUPDR_PUPD11_0 (0x1UL << GPIO_PUPDR_PUPD11_Pos)
ÔGPIO_PUPDR_PUPD11_1 (0x2UL << GPIO_PUPDR_PUPD11_Pos)
ÕGPIO_PUPDR_PUPD12_Pos (24U)
ÖGPIO_PUPDR_PUPD12_Msk (0x3UL << GPIO_PUPDR_PUPD12_Pos)
×GPIO_PUPDR_PUPD12 GPIO_PUPDR_PUPD12_Msk
ØGPIO_PUPDR_PUPD12_0 (0x1UL << GPIO_PUPDR_PUPD12_Pos)
ÙGPIO_PUPDR_PUPD12_1 (0x2UL << GPIO_PUPDR_PUPD12_Pos)
ÚGPIO_PUPDR_PUPD13_Pos (26U)
ÛGPIO_PUPDR_PUPD13_Msk (0x3UL << GPIO_PUPDR_PUPD13_Pos)
ÜGPIO_PUPDR_PUPD13 GPIO_PUPDR_PUPD13_Msk
ÝGPIO_PUPDR_PUPD13_0 (0x1UL << GPIO_PUPDR_PUPD13_Pos)
ÞGPIO_PUPDR_PUPD13_1 (0x2UL << GPIO_PUPDR_PUPD13_Pos)
ßGPIO_PUPDR_PUPD14_Pos (28U)
àGPIO_PUPDR_PUPD14_Msk (0x3UL << GPIO_PUPDR_PUPD14_Pos)
áGPIO_PUPDR_PUPD14 GPIO_PUPDR_PUPD14_Msk
âGPIO_PUPDR_PUPD14_0 (0x1UL << GPIO_PUPDR_PUPD14_Pos)
ãGPIO_PUPDR_PUPD14_1 (0x2UL << GPIO_PUPDR_PUPD14_Pos)
äGPIO_PUPDR_PUPD15_Pos (30U)
åGPIO_PUPDR_PUPD15_Msk (0x3UL << GPIO_PUPDR_PUPD15_Pos)
æGPIO_PUPDR_PUPD15 GPIO_PUPDR_PUPD15_Msk
çGPIO_PUPDR_PUPD15_0 (0x1UL << GPIO_PUPDR_PUPD15_Pos)
èGPIO_PUPDR_PUPD15_1 (0x2UL << GPIO_PUPDR_PUPD15_Pos)
ëGPIO_IDR_ID0_Pos (0U)
ìGPIO_IDR_ID0_Msk (0x1UL << GPIO_IDR_ID0_Pos)
íGPIO_IDR_ID0 GPIO_IDR_ID0_Msk
îGPIO_IDR_ID1_Pos (1U)
ïGPIO_IDR_ID1_Msk (0x1UL << GPIO_IDR_ID1_Pos)
ðGPIO_IDR_ID1 GPIO_IDR_ID1_Msk
ñGPIO_IDR_ID2_Pos (2U)
òGPIO_IDR_ID2_Msk (0x1UL << GPIO_IDR_ID2_Pos)
óGPIO_IDR_ID2 GPIO_IDR_ID2_Msk
ôGPIO_IDR_ID3_Pos (3U)
õGPIO_IDR_ID3_Msk (0x1UL << GPIO_IDR_ID3_Pos)
öGPIO_IDR_ID3 GPIO_IDR_ID3_Msk
÷GPIO_IDR_ID4_Pos (4U)
øGPIO_IDR_ID4_Msk (0x1UL << GPIO_IDR_ID4_Pos)
ùGPIO_IDR_ID4 GPIO_IDR_ID4_Msk
úGPIO_IDR_ID5_Pos (5U)
ûGPIO_IDR_ID5_Msk (0x1UL << GPIO_IDR_ID5_Pos)
üGPIO_IDR_ID5 GPIO_IDR_ID5_Msk
ýGPIO_IDR_ID6_Pos (6U)
þGPIO_IDR_ID6_Msk (0x1UL << GPIO_IDR_ID6_Pos)
ÿGPIO_IDR_ID6 GPIO_IDR_ID6_Msk
€GPIO_IDR_ID7_Pos (7U)
GPIO_IDR_ID7_Msk (0x1UL << GPIO_IDR_ID7_Pos)
‚GPIO_IDR_ID7 GPIO_IDR_ID7_Msk
ƒGPIO_IDR_ID8_Pos (8U)
„GPIO_IDR_ID8_Msk (0x1UL << GPIO_IDR_ID8_Pos)
…GPIO_IDR_ID8 GPIO_IDR_ID8_Msk
†GPIO_IDR_ID9_Pos (9U)
‡GPIO_IDR_ID9_Msk (0x1UL << GPIO_IDR_ID9_Pos)
ˆGPIO_IDR_ID9 GPIO_IDR_ID9_Msk
‰GPIO_IDR_ID10_Pos (10U)
ŠGPIO_IDR_ID10_Msk (0x1UL << GPIO_IDR_ID10_Pos)
‹GPIO_IDR_ID10 GPIO_IDR_ID10_Msk
ŒGPIO_IDR_ID11_Pos (11U)
GPIO_IDR_ID11_Msk (0x1UL << GPIO_IDR_ID11_Pos)
ŽGPIO_IDR_ID11 GPIO_IDR_ID11_Msk
GPIO_IDR_ID12_Pos (12U)
GPIO_IDR_ID12_Msk (0x1UL << GPIO_IDR_ID12_Pos)
‘GPIO_IDR_ID12 GPIO_IDR_ID12_Msk
’GPIO_IDR_ID13_Pos (13U)
“GPIO_IDR_ID13_Msk (0x1UL << GPIO_IDR_ID13_Pos)
”GPIO_IDR_ID13 GPIO_IDR_ID13_Msk
•GPIO_IDR_ID14_Pos (14U)
–GPIO_IDR_ID14_Msk (0x1UL << GPIO_IDR_ID14_Pos)
—GPIO_IDR_ID14 GPIO_IDR_ID14_Msk
˜GPIO_IDR_ID15_Pos (15U)
™GPIO_IDR_ID15_Msk (0x1UL << GPIO_IDR_ID15_Pos)
šGPIO_IDR_ID15 GPIO_IDR_ID15_Msk
GPIO_ODR_OD0_Pos (0U)
žGPIO_ODR_OD0_Msk (0x1UL << GPIO_ODR_OD0_Pos)
ŸGPIO_ODR_OD0 GPIO_ODR_OD0_Msk
 GPIO_ODR_OD1_Pos (1U)
¡GPIO_ODR_OD1_Msk (0x1UL << GPIO_ODR_OD1_Pos)
¢GPIO_ODR_OD1 GPIO_ODR_OD1_Msk
£GPIO_ODR_OD2_Pos (2U)
¤GPIO_ODR_OD2_Msk (0x1UL << GPIO_ODR_OD2_Pos)
¥GPIO_ODR_OD2 GPIO_ODR_OD2_Msk
¦GPIO_ODR_OD3_Pos (3U)
§GPIO_ODR_OD3_Msk (0x1UL << GPIO_ODR_OD3_Pos)
¨GPIO_ODR_OD3 GPIO_ODR_OD3_Msk
©GPIO_ODR_OD4_Pos (4U)
ªGPIO_ODR_OD4_Msk (0x1UL << GPIO_ODR_OD4_Pos)
«GPIO_ODR_OD4 GPIO_ODR_OD4_Msk
¬GPIO_ODR_OD5_Pos (5U)
­GPIO_ODR_OD5_Msk (0x1UL << GPIO_ODR_OD5_Pos)
®GPIO_ODR_OD5 GPIO_ODR_OD5_Msk
¯GPIO_ODR_OD6_Pos (6U)
°GPIO_ODR_OD6_Msk (0x1UL << GPIO_ODR_OD6_Pos)
±GPIO_ODR_OD6 GPIO_ODR_OD6_Msk
²GPIO_ODR_OD7_Pos (7U)
³GPIO_ODR_OD7_Msk (0x1UL << GPIO_ODR_OD7_Pos)
´GPIO_ODR_OD7 GPIO_ODR_OD7_Msk
µGPIO_ODR_OD8_Pos (8U)
¶GPIO_ODR_OD8_Msk (0x1UL << GPIO_ODR_OD8_Pos)
·GPIO_ODR_OD8 GPIO_ODR_OD8_Msk
¸GPIO_ODR_OD9_Pos (9U)
¹GPIO_ODR_OD9_Msk (0x1UL << GPIO_ODR_OD9_Pos)
ºGPIO_ODR_OD9 GPIO_ODR_OD9_Msk
»GPIO_ODR_OD10_Pos (10U)
¼GPIO_ODR_OD10_Msk (0x1UL << GPIO_ODR_OD10_Pos)
½GPIO_ODR_OD10 GPIO_ODR_OD10_Msk
¾GPIO_ODR_OD11_Pos (11U)
¿GPIO_ODR_OD11_Msk (0x1UL << GPIO_ODR_OD11_Pos)
ÀGPIO_ODR_OD11 GPIO_ODR_OD11_Msk
ÁGPIO_ODR_OD12_Pos (12U)
ÂGPIO_ODR_OD12_Msk (0x1UL << GPIO_ODR_OD12_Pos)
ÃGPIO_ODR_OD12 GPIO_ODR_OD12_Msk
ÄGPIO_ODR_OD13_Pos (13U)
ÅGPIO_ODR_OD13_Msk (0x1UL << GPIO_ODR_OD13_Pos)
ÆGPIO_ODR_OD13 GPIO_ODR_OD13_Msk
ÇGPIO_ODR_OD14_Pos (14U)
ÈGPIO_ODR_OD14_Msk (0x1UL << GPIO_ODR_OD14_Pos)
ÉGPIO_ODR_OD14 GPIO_ODR_OD14_Msk
ÊGPIO_ODR_OD15_Pos (15U)
ËGPIO_ODR_OD15_Msk (0x1UL << GPIO_ODR_OD15_Pos)
ÌGPIO_ODR_OD15 GPIO_ODR_OD15_Msk
ÏGPIO_BSRR_BS_0 (0x00000001U)
ÐGPIO_BSRR_BS_1 (0x00000002U)
ÑGPIO_BSRR_BS_2 (0x00000004U)
ÒGPIO_BSRR_BS_3 (0x00000008U)
ÓGPIO_BSRR_BS_4 (0x00000010U)
ÔGPIO_BSRR_BS_5 (0x00000020U)
ÕGPIO_BSRR_BS_6 (0x00000040U)
ÖGPIO_BSRR_BS_7 (0x00000080U)
×GPIO_BSRR_BS_8 (0x00000100U)
ØGPIO_BSRR_BS_9 (0x00000200U)
ÙGPIO_BSRR_BS_10 (0x00000400U)
ÚGPIO_BSRR_BS_11 (0x00000800U)
ÛGPIO_BSRR_BS_12 (0x00001000U)
ÜGPIO_BSRR_BS_13 (0x00002000U)
ÝGPIO_BSRR_BS_14 (0x00004000U)
ÞGPIO_BSRR_BS_15 (0x00008000U)
ßGPIO_BSRR_BR_0 (0x00010000U)
àGPIO_BSRR_BR_1 (0x00020000U)
áGPIO_BSRR_BR_2 (0x00040000U)
âGPIO_BSRR_BR_3 (0x00080000U)
ãGPIO_BSRR_BR_4 (0x00100000U)
äGPIO_BSRR_BR_5 (0x00200000U)
åGPIO_BSRR_BR_6 (0x00400000U)
æGPIO_BSRR_BR_7 (0x00800000U)
çGPIO_BSRR_BR_8 (0x01000000U)
èGPIO_BSRR_BR_9 (0x02000000U)
éGPIO_BSRR_BR_10 (0x04000000U)
êGPIO_BSRR_BR_11 (0x08000000U)
ëGPIO_BSRR_BR_12 (0x10000000U)
ìGPIO_BSRR_BR_13 (0x20000000U)
íGPIO_BSRR_BR_14 (0x40000000U)
îGPIO_BSRR_BR_15 (0x80000000U)
ñGPIO_LCKR_LCK0_Pos (0U)
òGPIO_LCKR_LCK0_Msk (0x1UL << GPIO_LCKR_LCK0_Pos)
óGPIO_LCKR_LCK0 GPIO_LCKR_LCK0_Msk
ôGPIO_LCKR_LCK1_Pos (1U)
õGPIO_LCKR_LCK1_Msk (0x1UL << GPIO_LCKR_LCK1_Pos)
öGPIO_LCKR_LCK1 GPIO_LCKR_LCK1_Msk
÷GPIO_LCKR_LCK2_Pos (2U)
øGPIO_LCKR_LCK2_Msk (0x1UL << GPIO_LCKR_LCK2_Pos)
ùGPIO_LCKR_LCK2 GPIO_LCKR_LCK2_Msk
úGPIO_LCKR_LCK3_Pos (3U)
ûGPIO_LCKR_LCK3_Msk (0x1UL << GPIO_LCKR_LCK3_Pos)
üGPIO_LCKR_LCK3 GPIO_LCKR_LCK3_Msk
ýGPIO_LCKR_LCK4_Pos (4U)
þGPIO_LCKR_LCK4_Msk (0x1UL << GPIO_LCKR_LCK4_Pos)
ÿGPIO_LCKR_LCK4 GPIO_LCKR_LCK4_Msk
€GPIO_LCKR_LCK5_Pos (5U)
GPIO_LCKR_LCK5_Msk (0x1UL << GPIO_LCKR_LCK5_Pos)
‚GPIO_LCKR_LCK5 GPIO_LCKR_LCK5_Msk
ƒGPIO_LCKR_LCK6_Pos (6U)
„GPIO_LCKR_LCK6_Msk (0x1UL << GPIO_LCKR_LCK6_Pos)
…GPIO_LCKR_LCK6 GPIO_LCKR_LCK6_Msk
†GPIO_LCKR_LCK7_Pos (7U)
‡GPIO_LCKR_LCK7_Msk (0x1UL << GPIO_LCKR_LCK7_Pos)
ˆGPIO_LCKR_LCK7 GPIO_LCKR_LCK7_Msk
‰GPIO_LCKR_LCK8_Pos (8U)
ŠGPIO_LCKR_LCK8_Msk (0x1UL << GPIO_LCKR_LCK8_Pos)
‹GPIO_LCKR_LCK8 GPIO_LCKR_LCK8_Msk
ŒGPIO_LCKR_LCK9_Pos (9U)
GPIO_LCKR_LCK9_Msk (0x1UL << GPIO_LCKR_LCK9_Pos)
ŽGPIO_LCKR_LCK9 GPIO_LCKR_LCK9_Msk
GPIO_LCKR_LCK10_Pos (10U)
GPIO_LCKR_LCK10_Msk (0x1UL << GPIO_LCKR_LCK10_Pos)
‘GPIO_LCKR_LCK10 GPIO_LCKR_LCK10_Msk
’GPIO_LCKR_LCK11_Pos (11U)
“GPIO_LCKR_LCK11_Msk (0x1UL << GPIO_LCKR_LCK11_Pos)
”GPIO_LCKR_LCK11 GPIO_LCKR_LCK11_Msk
•GPIO_LCKR_LCK12_Pos (12U)
–GPIO_LCKR_LCK12_Msk (0x1UL << GPIO_LCKR_LCK12_Pos)
—GPIO_LCKR_LCK12 GPIO_LCKR_LCK12_Msk
˜GPIO_LCKR_LCK13_Pos (13U)
™GPIO_LCKR_LCK13_Msk (0x1UL << GPIO_LCKR_LCK13_Pos)
šGPIO_LCKR_LCK13 GPIO_LCKR_LCK13_Msk
›GPIO_LCKR_LCK14_Pos (14U)
œGPIO_LCKR_LCK14_Msk (0x1UL << GPIO_LCKR_LCK14_Pos)
GPIO_LCKR_LCK14 GPIO_LCKR_LCK14_Msk
žGPIO_LCKR_LCK15_Pos (15U)
ŸGPIO_LCKR_LCK15_Msk (0x1UL << GPIO_LCKR_LCK15_Pos)
 GPIO_LCKR_LCK15 GPIO_LCKR_LCK15_Msk
¡GPIO_LCKR_LCKK_Pos (16U)
¢GPIO_LCKR_LCKK_Msk (0x1UL << GPIO_LCKR_LCKK_Pos)
£GPIO_LCKR_LCKK GPIO_LCKR_LCKK_Msk
¦GPIO_AFRL_AFSEL0_Pos (0U)
§GPIO_AFRL_AFSEL0_Msk (0xFUL << GPIO_AFRL_AFSEL0_Pos)
¨GPIO_AFRL_AFSEL0 GPIO_AFRL_AFSEL0_Msk
©GPIO_AFRL_AFSEL1_Pos (4U)
ªGPIO_AFRL_AFSEL1_Msk (0xFUL << GPIO_AFRL_AFSEL1_Pos)
«GPIO_AFRL_AFSEL1 GPIO_AFRL_AFSEL1_Msk
¬GPIO_AFRL_AFSEL2_Pos (8U)
­GPIO_AFRL_AFSEL2_Msk (0xFUL << GPIO_AFRL_AFSEL2_Pos)
®GPIO_AFRL_AFSEL2 GPIO_AFRL_AFSEL2_Msk
¯GPIO_AFRL_AFSEL3_Pos (12U)
°GPIO_AFRL_AFSEL3_Msk (0xFUL << GPIO_AFRL_AFSEL3_Pos)
±GPIO_AFRL_AFSEL3 GPIO_AFRL_AFSEL3_Msk
²GPIO_AFRL_AFSEL4_Pos (16U)
³GPIO_AFRL_AFSEL4_Msk (0xFUL << GPIO_AFRL_AFSEL4_Pos)
´GPIO_AFRL_AFSEL4 GPIO_AFRL_AFSEL4_Msk
µGPIO_AFRL_AFSEL5_Pos (20U)
¶GPIO_AFRL_AFSEL5_Msk (0xFUL << GPIO_AFRL_AFSEL5_Pos)
·GPIO_AFRL_AFSEL5 GPIO_AFRL_AFSEL5_Msk
¸GPIO_AFRL_AFSEL6_Pos (24U)
¹GPIO_AFRL_AFSEL6_Msk (0xFUL << GPIO_AFRL_AFSEL6_Pos)
ºGPIO_AFRL_AFSEL6 GPIO_AFRL_AFSEL6_Msk
»GPIO_AFRL_AFSEL7_Pos (28U)
¼GPIO_AFRL_AFSEL7_Msk (0xFUL << GPIO_AFRL_AFSEL7_Pos)
½GPIO_AFRL_AFSEL7 GPIO_AFRL_AFSEL7_Msk
ÀGPIO_AFRH_AFSEL8_Pos (0U)
ÁGPIO_AFRH_AFSEL8_Msk (0xFUL << GPIO_AFRH_AFSEL8_Pos)
ÂGPIO_AFRH_AFSEL8 GPIO_AFRH_AFSEL8_Msk
ÃGPIO_AFRH_AFSEL9_Pos (4U)
ÄGPIO_AFRH_AFSEL9_Msk (0xFUL << GPIO_AFRH_AFSEL9_Pos)
ÅGPIO_AFRH_AFSEL9 GPIO_AFRH_AFSEL9_Msk
ÆGPIO_AFRH_AFSEL10_Pos (8U)
ÇGPIO_AFRH_AFSEL10_Msk (0xFUL << GPIO_AFRH_AFSEL10_Pos)
ÈGPIO_AFRH_AFSEL10 GPIO_AFRH_AFSEL10_Msk
ÉGPIO_AFRH_AFSEL11_Pos (12U)
ÊGPIO_AFRH_AFSEL11_Msk (0xFUL << GPIO_AFRH_AFSEL11_Pos)
ËGPIO_AFRH_AFSEL11 GPIO_AFRH_AFSEL11_Msk
ÌGPIO_AFRH_AFSEL12_Pos (16U)
ÍGPIO_AFRH_AFSEL12_Msk (0xFUL << GPIO_AFRH_AFSEL12_Pos)
ÎGPIO_AFRH_AFSEL12 GPIO_AFRH_AFSEL12_Msk
ÏGPIO_AFRH_AFSEL13_Pos (20U)
ÐGPIO_AFRH_AFSEL13_Msk (0xFUL << GPIO_AFRH_AFSEL13_Pos)
ÑGPIO_AFRH_AFSEL13 GPIO_AFRH_AFSEL13_Msk
ÒGPIO_AFRH_AFSEL14_Pos (24U)
ÓGPIO_AFRH_AFSEL14_Msk (0xFUL << GPIO_AFRH_AFSEL14_Pos)
ÔGPIO_AFRH_AFSEL14 GPIO_AFRH_AFSEL14_Msk
ÕGPIO_AFRH_AFSEL15_Pos (28U)
ÖGPIO_AFRH_AFSEL15_Msk (0xFUL << GPIO_AFRH_AFSEL15_Pos)
×GPIO_AFRH_AFSEL15 GPIO_AFRH_AFSEL15_Msk
ÚGPIO_BRR_BR_0 (0x00000001U)
ÛGPIO_BRR_BR_1 (0x00000002U)
ÜGPIO_BRR_BR_2 (0x00000004U)
ÝGPIO_BRR_BR_3 (0x00000008U)
ÞGPIO_BRR_BR_4 (0x00000010U)
ßGPIO_BRR_BR_5 (0x00000020U)
àGPIO_BRR_BR_6 (0x00000040U)
áGPIO_BRR_BR_7 (0x00000080U)
âGPIO_BRR_BR_8 (0x00000100U)
ãGPIO_BRR_BR_9 (0x00000200U)
äGPIO_BRR_BR_10 (0x00000400U)
åGPIO_BRR_BR_11 (0x00000800U)
æGPIO_BRR_BR_12 (0x00001000U)
çGPIO_BRR_BR_13 (0x00002000U)
èGPIO_BRR_BR_14 (0x00004000U)
éGPIO_BRR_BR_15 (0x00008000U)
òI2C_CR1_PE_Pos (0U)
óI2C_CR1_PE_Msk (0x1UL << I2C_CR1_PE_Pos)
ôI2C_CR1_PE I2C_CR1_PE_Msk
õI2C_CR1_TXIE_Pos (1U)
öI2C_CR1_TXIE_Msk (0x1UL << I2C_CR1_TXIE_Pos)
÷I2C_CR1_TXIE I2C_CR1_TXIE_Msk
øI2C_CR1_RXIE_Pos (2U)
ùI2C_CR1_RXIE_Msk (0x1UL << I2C_CR1_RXIE_Pos)
úI2C_CR1_RXIE I2C_CR1_RXIE_Msk
ûI2C_CR1_ADDRIE_Pos (3U)
üI2C_CR1_ADDRIE_Msk (0x1UL << I2C_CR1_ADDRIE_Pos)
ýI2C_CR1_ADDRIE I2C_CR1_ADDRIE_Msk
þI2C_CR1_NACKIE_Pos (4U)
ÿI2C_CR1_NACKIE_Msk (0x1UL << I2C_CR1_NACKIE_Pos)
€I2C_CR1_NACKIE I2C_CR1_NACKIE_Msk
I2C_CR1_STOPIE_Pos (5U)
‚I2C_CR1_STOPIE_Msk (0x1UL << I2C_CR1_STOPIE_Pos)
ƒI2C_CR1_STOPIE I2C_CR1_STOPIE_Msk
„I2C_CR1_TCIE_Pos (6U)
…I2C_CR1_TCIE_Msk (0x1UL << I2C_CR1_TCIE_Pos)
†I2C_CR1_TCIE I2C_CR1_TCIE_Msk
‡I2C_CR1_ERRIE_Pos (7U)
ˆI2C_CR1_ERRIE_Msk (0x1UL << I2C_CR1_ERRIE_Pos)
‰I2C_CR1_ERRIE I2C_CR1_ERRIE_Msk
ŠI2C_CR1_DNF_Pos (8U)
‹I2C_CR1_DNF_Msk (0xFUL << I2C_CR1_DNF_Pos)
ŒI2C_CR1_DNF I2C_CR1_DNF_Msk
I2C_CR1_ANFOFF_Pos (12U)
ŽI2C_CR1_ANFOFF_Msk (0x1UL << I2C_CR1_ANFOFF_Pos)
I2C_CR1_ANFOFF I2C_CR1_ANFOFF_Msk
I2C_CR1_TXDMAEN_Pos (14U)
‘I2C_CR1_TXDMAEN_Msk (0x1UL << I2C_CR1_TXDMAEN_Pos)
’I2C_CR1_TXDMAEN I2C_CR1_TXDMAEN_Msk
“I2C_CR1_RXDMAEN_Pos (15U)
”I2C_CR1_RXDMAEN_Msk (0x1UL << I2C_CR1_RXDMAEN_Pos)
•I2C_CR1_RXDMAEN I2C_CR1_RXDMAEN_Msk
–I2C_CR1_SBC_Pos (16U)
—I2C_CR1_SBC_Msk (0x1UL << I2C_CR1_SBC_Pos)
˜I2C_CR1_SBC I2C_CR1_SBC_Msk
™I2C_CR1_NOSTRETCH_Pos (17U)
šI2C_CR1_NOSTRETCH_Msk (0x1UL << I2C_CR1_NOSTRETCH_Pos)
›I2C_CR1_NOSTRETCH I2C_CR1_NOSTRETCH_Msk
œI2C_CR1_WUPEN_Pos (18U)
I2C_CR1_WUPEN_Msk (0x1UL << I2C_CR1_WUPEN_Pos)
žI2C_CR1_WUPEN I2C_CR1_WUPEN_Msk
ŸI2C_CR1_GCEN_Pos (19U)
 I2C_CR1_GCEN_Msk (0x1UL << I2C_CR1_GCEN_Pos)
¡I2C_CR1_GCEN I2C_CR1_GCEN_Msk
¢I2C_CR1_SMBHEN_Pos (20U)
£I2C_CR1_SMBHEN_Msk (0x1UL << I2C_CR1_SMBHEN_Pos)
¤I2C_CR1_SMBHEN I2C_CR1_SMBHEN_Msk
¥I2C_CR1_SMBDEN_Pos (21U)
¦I2C_CR1_SMBDEN_Msk (0x1UL << I2C_CR1_SMBDEN_Pos)
§I2C_CR1_SMBDEN I2C_CR1_SMBDEN_Msk
¨I2C_CR1_ALERTEN_Pos (22U)
©I2C_CR1_ALERTEN_Msk (0x1UL << I2C_CR1_ALERTEN_Pos)
ªI2C_CR1_ALERTEN I2C_CR1_ALERTEN_Msk
«I2C_CR1_PECEN_Pos (23U)
¬I2C_CR1_PECEN_Msk (0x1UL << I2C_CR1_PECEN_Pos)
­I2C_CR1_PECEN I2C_CR1_PECEN_Msk
°I2C_CR2_SADD_Pos (0U)
±I2C_CR2_SADD_Msk (0x3FFUL << I2C_CR2_SADD_Pos)
²I2C_CR2_SADD I2C_CR2_SADD_Msk
³I2C_CR2_RD_WRN_Pos (10U)
´I2C_CR2_RD_WRN_Msk (0x1UL << I2C_CR2_RD_WRN_Pos)
µI2C_CR2_RD_WRN I2C_CR2_RD_WRN_Msk
¶I2C_CR2_ADD10_Pos (11U)
·I2C_CR2_ADD10_Msk (0x1UL << I2C_CR2_ADD10_Pos)
¸I2C_CR2_ADD10 I2C_CR2_ADD10_Msk
¹I2C_CR2_HEAD10R_Pos (12U)
ºI2C_CR2_HEAD10R_Msk (0x1UL << I2C_CR2_HEAD10R_Pos)
»I2C_CR2_HEAD10R I2C_CR2_HEAD10R_Msk
¼I2C_CR2_START_Pos (13U)
½I2C_CR2_START_Msk (0x1UL << I2C_CR2_START_Pos)
¾I2C_CR2_START I2C_CR2_START_Msk
¿I2C_CR2_STOP_Pos (14U)
ÀI2C_CR2_STOP_Msk (0x1UL << I2C_CR2_STOP_Pos)
ÁI2C_CR2_STOP I2C_CR2_STOP_Msk
ÂI2C_CR2_NACK_Pos (15U)
ÃI2C_CR2_NACK_Msk (0x1UL << I2C_CR2_NACK_Pos)
ÄI2C_CR2_NACK I2C_CR2_NACK_Msk
ÅI2C_CR2_NBYTES_Pos (16U)
ÆI2C_CR2_NBYTES_Msk (0xFFUL << I2C_CR2_NBYTES_Pos)
ÇI2C_CR2_NBYTES I2C_CR2_NBYTES_Msk
ÈI2C_CR2_RELOAD_Pos (24U)
ÉI2C_CR2_RELOAD_Msk (0x1UL << I2C_CR2_RELOAD_Pos)
ÊI2C_CR2_RELOAD I2C_CR2_RELOAD_Msk
ËI2C_CR2_AUTOEND_Pos (25U)
ÌI2C_CR2_AUTOEND_Msk (0x1UL << I2C_CR2_AUTOEND_Pos)
ÍI2C_CR2_AUTOEND I2C_CR2_AUTOEND_Msk
ÎI2C_CR2_PECBYTE_Pos (26U)
ÏI2C_CR2_PECBYTE_Msk (0x1UL << I2C_CR2_PECBYTE_Pos)
ÐI2C_CR2_PECBYTE I2C_CR2_PECBYTE_Msk
ÓI2C_OAR1_OA1_Pos (0U)
ÔI2C_OAR1_OA1_Msk (0x3FFUL << I2C_OAR1_OA1_Pos)
ÕI2C_OAR1_OA1 I2C_OAR1_OA1_Msk
ÖI2C_OAR1_OA1MODE_Pos (10U)
×I2C_OAR1_OA1MODE_Msk (0x1UL << I2C_OAR1_OA1MODE_Pos)
ØI2C_OAR1_OA1MODE I2C_OAR1_OA1MODE_Msk
ÙI2C_OAR1_OA1EN_Pos (15U)
ÚI2C_OAR1_OA1EN_Msk (0x1UL << I2C_OAR1_OA1EN_Pos)
ÛI2C_OAR1_OA1EN I2C_OAR1_OA1EN_Msk
ÞI2C_OAR2_OA2_Pos (1U)
ßI2C_OAR2_OA2_Msk (0x7FUL << I2C_OAR2_OA2_Pos)
àI2C_OAR2_OA2 I2C_OAR2_OA2_Msk
áI2C_OAR2_OA2MSK_Pos (8U)
âI2C_OAR2_OA2MSK_Msk (0x7UL << I2C_OAR2_OA2MSK_Pos)
ãI2C_OAR2_OA2MSK I2C_OAR2_OA2MSK_Msk
äI2C_OAR2_OA2NOMASK (0x00000000U)
åI2C_OAR2_OA2MASK01_Pos (8U)
æI2C_OAR2_OA2MASK01_Msk (0x1UL << I2C_OAR2_OA2MASK01_Pos)
çI2C_OAR2_OA2MASK01 I2C_OAR2_OA2MASK01_Msk
èI2C_OAR2_OA2MASK02_Pos (9U)
éI2C_OAR2_OA2MASK02_Msk (0x1UL << I2C_OAR2_OA2MASK02_Pos)
êI2C_OAR2_OA2MASK02 I2C_OAR2_OA2MASK02_Msk
ëI2C_OAR2_OA2MASK03_Pos (8U)
ìI2C_OAR2_OA2MASK03_Msk (0x3UL << I2C_OAR2_OA2MASK03_Pos)
íI2C_OAR2_OA2MASK03 I2C_OAR2_OA2MASK03_Msk
îI2C_OAR2_OA2MASK04_Pos (10U)
ïI2C_OAR2_OA2MASK04_Msk (0x1UL << I2C_OAR2_OA2MASK04_Pos)
ðI2C_OAR2_OA2MASK04 I2C_OAR2_OA2MASK04_Msk
ñI2C_OAR2_OA2MASK05_Pos (8U)
òI2C_OAR2_OA2MASK05_Msk (0x5UL << I2C_OAR2_OA2MASK05_Pos)
óI2C_OAR2_OA2MASK05 I2C_OAR2_OA2MASK05_Msk
ôI2C_OAR2_OA2MASK06_Pos (9U)
õI2C_OAR2_OA2MASK06_Msk (0x3UL << I2C_OAR2_OA2MASK06_Pos)
öI2C_OAR2_OA2MASK06 I2C_OAR2_OA2MASK06_Msk
÷I2C_OAR2_OA2MASK07_Pos (8U)
øI2C_OAR2_OA2MASK07_Msk (0x7UL << I2C_OAR2_OA2MASK07_Pos)
ùI2C_OAR2_OA2MASK07 I2C_OAR2_OA2MASK07_Msk
úI2C_OAR2_OA2EN_Pos (15U)
ûI2C_OAR2_OA2EN_Msk (0x1UL << I2C_OAR2_OA2EN_Pos)
üI2C_OAR2_OA2EN I2C_OAR2_OA2EN_Msk
ÿI2C_TIMINGR_SCLL_Pos (0U)
€I2C_TIMINGR_SCLL_Msk (0xFFUL << I2C_TIMINGR_SCLL_Pos)
I2C_TIMINGR_SCLL I2C_TIMINGR_SCLL_Msk
‚I2C_TIMINGR_SCLH_Pos (8U)
ƒI2C_TIMINGR_SCLH_Msk (0xFFUL << I2C_TIMINGR_SCLH_Pos)
„I2C_TIMINGR_SCLH I2C_TIMINGR_SCLH_Msk
…I2C_TIMINGR_SDADEL_Pos (16U)
†I2C_TIMINGR_SDADEL_Msk (0xFUL << I2C_TIMINGR_SDADEL_Pos)
‡I2C_TIMINGR_SDADEL I2C_TIMINGR_SDADEL_Msk
ˆI2C_TIMINGR_SCLDEL_Pos (20U)
‰I2C_TIMINGR_SCLDEL_Msk (0xFUL << I2C_TIMINGR_SCLDEL_Pos)
ŠI2C_TIMINGR_SCLDEL I2C_TIMINGR_SCLDEL_Msk
‹I2C_TIMINGR_PRESC_Pos (28U)
ŒI2C_TIMINGR_PRESC_Msk (0xFUL << I2C_TIMINGR_PRESC_Pos)
I2C_TIMINGR_PRESC I2C_TIMINGR_PRESC_Msk
I2C_TIMEOUTR_TIMEOUTA_Pos (0U)
‘I2C_TIMEOUTR_TIMEOUTA_Msk (0xFFFUL << I2C_TIMEOUTR_TIMEOUTA_Pos)
’I2C_TIMEOUTR_TIMEOUTA I2C_TIMEOUTR_TIMEOUTA_Msk
“I2C_TIMEOUTR_TIDLE_Pos (12U)
”I2C_TIMEOUTR_TIDLE_Msk (0x1UL << I2C_TIMEOUTR_TIDLE_Pos)
•I2C_TIMEOUTR_TIDLE I2C_TIMEOUTR_TIDLE_Msk
–I2C_TIMEOUTR_TIMOUTEN_Pos (15U)
—I2C_TIMEOUTR_TIMOUTEN_Msk (0x1UL << I2C_TIMEOUTR_TIMOUTEN_Pos)
˜I2C_TIMEOUTR_TIMOUTEN I2C_TIMEOUTR_TIMOUTEN_Msk
™I2C_TIMEOUTR_TIMEOUTB_Pos (16U)
šI2C_TIMEOUTR_TIMEOUTB_Msk (0xFFFUL << I2C_TIMEOUTR_TIMEOUTB_Pos)
›I2C_TIMEOUTR_TIMEOUTB I2C_TIMEOUTR_TIMEOUTB_Msk
œI2C_TIMEOUTR_TEXTEN_Pos (31U)
I2C_TIMEOUTR_TEXTEN_Msk (0x1UL << I2C_TIMEOUTR_TEXTEN_Pos)
žI2C_TIMEOUTR_TEXTEN I2C_TIMEOUTR_TEXTEN_Msk
¡I2C_ISR_TXE_Pos (0U)
¢I2C_ISR_TXE_Msk (0x1UL << I2C_ISR_TXE_Pos)
£I2C_ISR_TXE I2C_ISR_TXE_Msk
¤I2C_ISR_TXIS_Pos (1U)
¥I2C_ISR_TXIS_Msk (0x1UL << I2C_ISR_TXIS_Pos)
¦I2C_ISR_TXIS I2C_ISR_TXIS_Msk
§I2C_ISR_RXNE_Pos (2U)
¨I2C_ISR_RXNE_Msk (0x1UL << I2C_ISR_RXNE_Pos)
©I2C_ISR_RXNE I2C_ISR_RXNE_Msk
ªI2C_ISR_ADDR_Pos (3U)
«I2C_ISR_ADDR_Msk (0x1UL << I2C_ISR_ADDR_Pos)
¬I2C_ISR_ADDR I2C_ISR_ADDR_Msk
­I2C_ISR_NACKF_Pos (4U)
®I2C_ISR_NACKF_Msk (0x1UL << I2C_ISR_NACKF_Pos)
¯I2C_ISR_NACKF I2C_ISR_NACKF_Msk
°I2C_ISR_STOPF_Pos (5U)
±I2C_ISR_STOPF_Msk (0x1UL << I2C_ISR_STOPF_Pos)
²I2C_ISR_STOPF I2C_ISR_STOPF_Msk
³I2C_ISR_TC_Pos (6U)
´I2C_ISR_TC_Msk (0x1UL << I2C_ISR_TC_Pos)
µI2C_ISR_TC I2C_ISR_TC_Msk
¶I2C_ISR_TCR_Pos (7U)
·I2C_ISR_TCR_Msk (0x1UL << I2C_ISR_TCR_Pos)
¸I2C_ISR_TCR I2C_ISR_TCR_Msk
¹I2C_ISR_BERR_Pos (8U)
ºI2C_ISR_BERR_Msk (0x1UL << I2C_ISR_BERR_Pos)
»I2C_ISR_BERR I2C_ISR_BERR_Msk
¼I2C_ISR_ARLO_Pos (9U)
½I2C_ISR_ARLO_Msk (0x1UL << I2C_ISR_ARLO_Pos)
¾I2C_ISR_ARLO I2C_ISR_ARLO_Msk
¿I2C_ISR_OVR_Pos (10U)
ÀI2C_ISR_OVR_Msk (0x1UL << I2C_ISR_OVR_Pos)
ÁI2C_ISR_OVR I2C_ISR_OVR_Msk
ÂI2C_ISR_PECERR_Pos (11U)
ÃI2C_ISR_PECERR_Msk (0x1UL << I2C_ISR_PECERR_Pos)
ÄI2C_ISR_PECERR I2C_ISR_PECERR_Msk
ÅI2C_ISR_TIMEOUT_Pos (12U)
ÆI2C_ISR_TIMEOUT_Msk (0x1UL << I2C_ISR_TIMEOUT_Pos)
ÇI2C_ISR_TIMEOUT I2C_ISR_TIMEOUT_Msk
ÈI2C_ISR_ALERT_Pos (13U)
ÉI2C_ISR_ALERT_Msk (0x1UL << I2C_ISR_ALERT_Pos)
ÊI2C_ISR_ALERT I2C_ISR_ALERT_Msk
ËI2C_ISR_BUSY_Pos (15U)
ÌI2C_ISR_BUSY_Msk (0x1UL << I2C_ISR_BUSY_Pos)
ÍI2C_ISR_BUSY I2C_ISR_BUSY_Msk
ÎI2C_ISR_DIR_Pos (16U)
ÏI2C_ISR_DIR_Msk (0x1UL << I2C_ISR_DIR_Pos)
ÐI2C_ISR_DIR I2C_ISR_DIR_Msk
ÑI2C_ISR_ADDCODE_Pos (17U)
ÒI2C_ISR_ADDCODE_Msk (0x7FUL << I2C_ISR_ADDCODE_Pos)
ÓI2C_ISR_ADDCODE I2C_ISR_ADDCODE_Msk
ÖI2C_ICR_ADDRCF_Pos (3U)
×I2C_ICR_ADDRCF_Msk (0x1UL << I2C_ICR_ADDRCF_Pos)
ØI2C_ICR_ADDRCF I2C_ICR_ADDRCF_Msk
ÙI2C_ICR_NACKCF_Pos (4U)
ÚI2C_ICR_NACKCF_Msk (0x1UL << I2C_ICR_NACKCF_Pos)
ÛI2C_ICR_NACKCF I2C_ICR_NACKCF_Msk
ÜI2C_ICR_STOPCF_Pos (5U)
ÝI2C_ICR_STOPCF_Msk (0x1UL << I2C_ICR_STOPCF_Pos)
ÞI2C_ICR_STOPCF I2C_ICR_STOPCF_Msk
ßI2C_ICR_BERRCF_Pos (8U)
àI2C_ICR_BERRCF_Msk (0x1UL << I2C_ICR_BERRCF_Pos)
áI2C_ICR_BERRCF I2C_ICR_BERRCF_Msk
âI2C_ICR_ARLOCF_Pos (9U)
ãI2C_ICR_ARLOCF_Msk (0x1UL << I2C_ICR_ARLOCF_Pos)
äI2C_ICR_ARLOCF I2C_ICR_ARLOCF_Msk
åI2C_ICR_OVRCF_Pos (10U)
æI2C_ICR_OVRCF_Msk (0x1UL << I2C_ICR_OVRCF_Pos)
çI2C_ICR_OVRCF I2C_ICR_OVRCF_Msk
èI2C_ICR_PECCF_Pos (11U)
éI2C_ICR_PECCF_Msk (0x1UL << I2C_ICR_PECCF_Pos)
êI2C_ICR_PECCF I2C_ICR_PECCF_Msk
ëI2C_ICR_TIMOUTCF_Pos (12U)
ìI2C_ICR_TIMOUTCF_Msk (0x1UL << I2C_ICR_TIMOUTCF_Pos)
íI2C_ICR_TIMOUTCF I2C_ICR_TIMOUTCF_Msk
îI2C_ICR_ALERTCF_Pos (13U)
ïI2C_ICR_ALERTCF_Msk (0x1UL << I2C_ICR_ALERTCF_Pos)
ðI2C_ICR_ALERTCF I2C_ICR_ALERTCF_Msk
óI2C_PECR_PEC_Pos (0U)
ôI2C_PECR_PEC_Msk (0xFFUL << I2C_PECR_PEC_Pos)
õI2C_PECR_PEC I2C_PECR_PEC_Msk
øI2C_RXDR_RXDATA_Pos (0U)
ùI2C_RXDR_RXDATA_Msk (0xFFUL << I2C_RXDR_RXDATA_Pos)
úI2C_RXDR_RXDATA I2C_RXDR_RXDATA_Msk
ýI2C_TXDR_TXDATA_Pos (0U)
þI2C_TXDR_TXDATA_Msk (0xFFUL << I2C_TXDR_TXDATA_Pos)
ÿI2C_TXDR_TXDATA I2C_TXDR_TXDATA_Msk
‡IWDG_KR_KEY_Pos (0U)
ˆIWDG_KR_KEY_Msk (0xFFFFUL << IWDG_KR_KEY_Pos)
‰IWDG_KR_KEY IWDG_KR_KEY_Msk
ŒIWDG_PR_PR_Pos (0U)
IWDG_PR_PR_Msk (0x7UL << IWDG_PR_PR_Pos)
ŽIWDG_PR_PR IWDG_PR_PR_Msk
IWDG_PR_PR_0 (0x1UL << IWDG_PR_PR_Pos)
IWDG_PR_PR_1 (0x2UL << IWDG_PR_PR_Pos)
‘IWDG_PR_PR_2 (0x4UL << IWDG_PR_PR_Pos)
”IWDG_RLR_RL_Pos (0U)
•IWDG_RLR_RL_Msk (0xFFFUL << IWDG_RLR_RL_Pos)
–IWDG_RLR_RL IWDG_RLR_RL_Msk
™IWDG_SR_PVU_Pos (0U)
šIWDG_SR_PVU_Msk (0x1UL << IWDG_SR_PVU_Pos)
›IWDG_SR_PVU IWDG_SR_PVU_Msk
œIWDG_SR_RVU_Pos (1U)
IWDG_SR_RVU_Msk (0x1UL << IWDG_SR_RVU_Pos)
žIWDG_SR_RVU IWDG_SR_RVU_Msk
ŸIWDG_SR_WVU_Pos (2U)
 IWDG_SR_WVU_Msk (0x1UL << IWDG_SR_WVU_Pos)
¡IWDG_SR_WVU IWDG_SR_WVU_Msk
¤IWDG_WINR_WIN_Pos (0U)
¥IWDG_WINR_WIN_Msk (0xFFFUL << IWDG_WINR_WIN_Pos)
¦IWDG_WINR_WIN IWDG_WINR_WIN_Msk
®LPTIM_ISR_CMPM_Pos (0U)
¯LPTIM_ISR_CMPM_Msk (0x1UL << LPTIM_ISR_CMPM_Pos)
°LPTIM_ISR_CMPM LPTIM_ISR_CMPM_Msk
±LPTIM_ISR_ARRM_Pos (1U)
²LPTIM_ISR_ARRM_Msk (0x1UL << LPTIM_ISR_ARRM_Pos)
³LPTIM_ISR_ARRM LPTIM_ISR_ARRM_Msk
´LPTIM_ISR_EXTTRIG_Pos (2U)
µLPTIM_ISR_EXTTRIG_Msk (0x1UL << LPTIM_ISR_EXTTRIG_Pos)
¶LPTIM_ISR_EXTTRIG LPTIM_ISR_EXTTRIG_Msk
·LPTIM_ISR_CMPOK_Pos (3U)
¸LPTIM_ISR_CMPOK_Msk (0x1UL << LPTIM_ISR_CMPOK_Pos)
¹LPTIM_ISR_CMPOK LPTIM_ISR_CMPOK_Msk
ºLPTIM_ISR_ARROK_Pos (4U)
»LPTIM_ISR_ARROK_Msk (0x1UL << LPTIM_ISR_ARROK_Pos)
¼LPTIM_ISR_ARROK LPTIM_ISR_ARROK_Msk
½LPTIM_ISR_UP_Pos (5U)
¾LPTIM_ISR_UP_Msk (0x1UL << LPTIM_ISR_UP_Pos)
¿LPTIM_ISR_UP LPTIM_ISR_UP_Msk
ÀLPTIM_ISR_DOWN_Pos (6U)
ÁLPTIM_ISR_DOWN_Msk (0x1UL << LPTIM_ISR_DOWN_Pos)
ÂLPTIM_ISR_DOWN LPTIM_ISR_DOWN_Msk
ÅLPTIM_ICR_CMPMCF_Pos (0U)
ÆLPTIM_ICR_CMPMCF_Msk (0x1UL << LPTIM_ICR_CMPMCF_Pos)
ÇLPTIM_ICR_CMPMCF LPTIM_ICR_CMPMCF_Msk
ÈLPTIM_ICR_ARRMCF_Pos (1U)
ÉLPTIM_ICR_ARRMCF_Msk (0x1UL << LPTIM_ICR_ARRMCF_Pos)
ÊLPTIM_ICR_ARRMCF LPTIM_ICR_ARRMCF_Msk
ËLPTIM_ICR_EXTTRIGCF_Pos (2U)
ÌLPTIM_ICR_EXTTRIGCF_Msk (0x1UL << LPTIM_ICR_EXTTRIGCF_Pos)
ÍLPTIM_ICR_EXTTRIGCF LPTIM_ICR_EXTTRIGCF_Msk
ÎLPTIM_ICR_CMPOKCF_Pos (3U)
ÏLPTIM_ICR_CMPOKCF_Msk (0x1UL << LPTIM_ICR_CMPOKCF_Pos)
ÐLPTIM_ICR_CMPOKCF LPTIM_ICR_CMPOKCF_Msk
ÑLPTIM_ICR_ARROKCF_Pos (4U)
ÒLPTIM_ICR_ARROKCF_Msk (0x1UL << LPTIM_ICR_ARROKCF_Pos)
ÓLPTIM_ICR_ARROKCF LPTIM_ICR_ARROKCF_Msk
ÔLPTIM_ICR_UPCF_Pos (5U)
ÕLPTIM_ICR_UPCF_Msk (0x1UL << LPTIM_ICR_UPCF_Pos)
ÖLPTIM_ICR_UPCF LPTIM_ICR_UPCF_Msk
×LPTIM_ICR_DOWNCF_Pos (6U)
ØLPTIM_ICR_DOWNCF_Msk (0x1UL << LPTIM_ICR_DOWNCF_Pos)
ÙLPTIM_ICR_DOWNCF LPTIM_ICR_DOWNCF_Msk
ÜLPTIM_IER_CMPMIE_Pos (0U)
ÝLPTIM_IER_CMPMIE_Msk (0x1UL << LPTIM_IER_CMPMIE_Pos)
ÞLPTIM_IER_CMPMIE LPTIM_IER_CMPMIE_Msk
ßLPTIM_IER_ARRMIE_Pos (1U)
àLPTIM_IER_ARRMIE_Msk (0x1UL << LPTIM_IER_ARRMIE_Pos)
áLPTIM_IER_ARRMIE LPTIM_IER_ARRMIE_Msk
âLPTIM_IER_EXTTRIGIE_Pos (2U)
ãLPTIM_IER_EXTTRIGIE_Msk (0x1UL << LPTIM_IER_EXTTRIGIE_Pos)
äLPTIM_IER_EXTTRIGIE LPTIM_IER_EXTTRIGIE_Msk
åLPTIM_IER_CMPOKIE_Pos (3U)
æLPTIM_IER_CMPOKIE_Msk (0x1UL << LPTIM_IER_CMPOKIE_Pos)
çLPTIM_IER_CMPOKIE LPTIM_IER_CMPOKIE_Msk
èLPTIM_IER_ARROKIE_Pos (4U)
éLPTIM_IER_ARROKIE_Msk (0x1UL << LPTIM_IER_ARROKIE_Pos)
êLPTIM_IER_ARROKIE LPTIM_IER_ARROKIE_Msk
ëLPTIM_IER_UPIE_Pos (5U)
ìLPTIM_IER_UPIE_Msk (0x1UL << LPTIM_IER_UPIE_Pos)
íLPTIM_IER_UPIE LPTIM_IER_UPIE_Msk
îLPTIM_IER_DOWNIE_Pos (6U)
ïLPTIM_IER_DOWNIE_Msk (0x1UL << LPTIM_IER_DOWNIE_Pos)
ðLPTIM_IER_DOWNIE LPTIM_IER_DOWNIE_Msk
óLPTIM_CFGR_CKSEL_Pos (0U)
ôLPTIM_CFGR_CKSEL_Msk (0x1UL << LPTIM_CFGR_CKSEL_Pos)
õLPTIM_CFGR_CKSEL LPTIM_CFGR_CKSEL_Msk
÷LPTIM_CFGR_CKPOL_Pos (1U)
øLPTIM_CFGR_CKPOL_Msk (0x3UL << LPTIM_CFGR_CKPOL_Pos)
ùLPTIM_CFGR_CKPOL LPTIM_CFGR_CKPOL_Msk
úLPTIM_CFGR_CKPOL_0 (0x1UL << LPTIM_CFGR_CKPOL_Pos)
ûLPTIM_CFGR_CKPOL_1 (0x2UL << LPTIM_CFGR_CKPOL_Pos)
ýLPTIM_CFGR_CKFLT_Pos (3U)
þLPTIM_CFGR_CKFLT_Msk (0x3UL << LPTIM_CFGR_CKFLT_Pos)
ÿLPTIM_CFGR_CKFLT LPTIM_CFGR_CKFLT_Msk
€LPTIM_CFGR_CKFLT_0 (0x1UL << LPTIM_CFGR_CKFLT_Pos)
LPTIM_CFGR_CKFLT_1 (0x2UL << LPTIM_CFGR_CKFLT_Pos)
ƒLPTIM_CFGR_TRGFLT_Pos (6U)
„LPTIM_CFGR_TRGFLT_Msk (0x3UL << LPTIM_CFGR_TRGFLT_Pos)
…LPTIM_CFGR_TRGFLT LPTIM_CFGR_TRGFLT_Msk
†LPTIM_CFGR_TRGFLT_0 (0x1UL << LPTIM_CFGR_TRGFLT_Pos)
‡LPTIM_CFGR_TRGFLT_1 (0x2UL << LPTIM_CFGR_TRGFLT_Pos)
‰LPTIM_CFGR_PRESC_Pos (9U)
ŠLPTIM_CFGR_PRESC_Msk (0x7UL << LPTIM_CFGR_PRESC_Pos)
‹LPTIM_CFGR_PRESC LPTIM_CFGR_PRESC_Msk
ŒLPTIM_CFGR_PRESC_0 (0x1UL << LPTIM_CFGR_PRESC_Pos)
LPTIM_CFGR_PRESC_1 (0x2UL << LPTIM_CFGR_PRESC_Pos)
ŽLPTIM_CFGR_PRESC_2 (0x4UL << LPTIM_CFGR_PRESC_Pos)
LPTIM_CFGR_TRIGSEL_Pos (13U)
‘LPTIM_CFGR_TRIGSEL_Msk (0x7UL << LPTIM_CFGR_TRIGSEL_Pos)
’LPTIM_CFGR_TRIGSEL LPTIM_CFGR_TRIGSEL_Msk
“LPTIM_CFGR_TRIGSEL_0 (0x1UL << LPTIM_CFGR_TRIGSEL_Pos)
”LPTIM_CFGR_TRIGSEL_1 (0x2UL << LPTIM_CFGR_TRIGSEL_Pos)
•LPTIM_CFGR_TRIGSEL_2 (0x4UL << LPTIM_CFGR_TRIGSEL_Pos)
—LPTIM_CFGR_TRIGEN_Pos (17U)
˜LPTIM_CFGR_TRIGEN_Msk (0x3UL << LPTIM_CFGR_TRIGEN_Pos)
™LPTIM_CFGR_TRIGEN LPTIM_CFGR_TRIGEN_Msk
šLPTIM_CFGR_TRIGEN_0 (0x1UL << LPTIM_CFGR_TRIGEN_Pos)
›LPTIM_CFGR_TRIGEN_1 (0x2UL << LPTIM_CFGR_TRIGEN_Pos)
LPTIM_CFGR_TIMOUT_Pos (19U)
žLPTIM_CFGR_TIMOUT_Msk (0x1UL << LPTIM_CFGR_TIMOUT_Pos)
ŸLPTIM_CFGR_TIMOUT LPTIM_CFGR_TIMOUT_Msk
 LPTIM_CFGR_WAVE_Pos (20U)
¡LPTIM_CFGR_WAVE_Msk (0x1UL << LPTIM_CFGR_WAVE_Pos)
¢LPTIM_CFGR_WAVE LPTIM_CFGR_WAVE_Msk
£LPTIM_CFGR_WAVPOL_Pos (21U)
¤LPTIM_CFGR_WAVPOL_Msk (0x1UL << LPTIM_CFGR_WAVPOL_Pos)
¥LPTIM_CFGR_WAVPOL LPTIM_CFGR_WAVPOL_Msk
¦LPTIM_CFGR_PRELOAD_Pos (22U)
§LPTIM_CFGR_PRELOAD_Msk (0x1UL << LPTIM_CFGR_PRELOAD_Pos)
¨LPTIM_CFGR_PRELOAD LPTIM_CFGR_PRELOAD_Msk
©LPTIM_CFGR_COUNTMODE_Pos (23U)
ªLPTIM_CFGR_COUNTMODE_Msk (0x1UL << LPTIM_CFGR_COUNTMODE_Pos)
«LPTIM_CFGR_COUNTMODE LPTIM_CFGR_COUNTMODE_Msk
¬LPTIM_CFGR_ENC_Pos (24U)
­LPTIM_CFGR_ENC_Msk (0x1UL << LPTIM_CFGR_ENC_Pos)
®LPTIM_CFGR_ENC LPTIM_CFGR_ENC_Msk
±LPTIM_CR_ENABLE_Pos (0U)
²LPTIM_CR_ENABLE_Msk (0x1UL << LPTIM_CR_ENABLE_Pos)
³LPTIM_CR_ENABLE LPTIM_CR_ENABLE_Msk
´LPTIM_CR_SNGSTRT_Pos (1U)
µLPTIM_CR_SNGSTRT_Msk (0x1UL << LPTIM_CR_SNGSTRT_Pos)
¶LPTIM_CR_SNGSTRT LPTIM_CR_SNGSTRT_Msk
·LPTIM_CR_CNTSTRT_Pos (2U)
¸LPTIM_CR_CNTSTRT_Msk (0x1UL << LPTIM_CR_CNTSTRT_Pos)
¹LPTIM_CR_CNTSTRT LPTIM_CR_CNTSTRT_Msk
¼LPTIM_CMP_CMP_Pos (0U)
½LPTIM_CMP_CMP_Msk (0xFFFFUL << LPTIM_CMP_CMP_Pos)
¾LPTIM_CMP_CMP LPTIM_CMP_CMP_Msk
ÁLPTIM_ARR_ARR_Pos (0U)
ÂLPTIM_ARR_ARR_Msk (0xFFFFUL << LPTIM_ARR_ARR_Pos)
ÃLPTIM_ARR_ARR LPTIM_ARR_ARR_Msk
ÆLPTIM_CNT_CNT_Pos (0U)
ÇLPTIM_CNT_CNT_Msk (0xFFFFUL << LPTIM_CNT_CNT_Pos)
ÈLPTIM_CNT_CNT LPTIM_CNT_CNT_Msk
ÑFW_CSSA_ADD_Pos (8U)
ÒFW_CSSA_ADD_Msk (0xFFFFUL << FW_CSSA_ADD_Pos)
ÓFW_CSSA_ADD FW_CSSA_ADD_Msk
ÔFW_CSL_LENG_Pos (8U)
ÕFW_CSL_LENG_Msk (0x3FFFUL << FW_CSL_LENG_Pos)
ÖFW_CSL_LENG FW_CSL_LENG_Msk
×FW_NVDSSA_ADD_Pos (8U)
ØFW_NVDSSA_ADD_Msk (0xFFFFUL << FW_NVDSSA_ADD_Pos)
ÙFW_NVDSSA_ADD FW_NVDSSA_ADD_Msk
ÚFW_NVDSL_LENG_Pos (8U)
ÛFW_NVDSL_LENG_Msk (0x3FFFUL << FW_NVDSL_LENG_Pos)
ÜFW_NVDSL_LENG FW_NVDSL_LENG_Msk
ÝFW_VDSSA_ADD_Pos (6U)
ÞFW_VDSSA_ADD_Msk (0x3FFUL << FW_VDSSA_ADD_Pos)
ßFW_VDSSA_ADD FW_VDSSA_ADD_Msk
àFW_VDSL_LENG_Pos (6U)
áFW_VDSL_LENG_Msk (0x3FFUL << FW_VDSL_LENG_Pos)
âFW_VDSL_LENG FW_VDSL_LENG_Msk
åFW_CR_FPA_Pos (0U)
æFW_CR_FPA_Msk (0x1UL << FW_CR_FPA_Pos)
çFW_CR_FPA FW_CR_FPA_Msk
èFW_CR_VDS_Pos (1U)
éFW_CR_VDS_Msk (0x1UL << FW_CR_VDS_Pos)
êFW_CR_VDS FW_CR_VDS_Msk
ëFW_CR_VDE_Pos (2U)
ìFW_CR_VDE_Msk (0x1UL << FW_CR_VDE_Pos)
íFW_CR_VDE FW_CR_VDE_Msk
õPWR_PVD_SUPPORT 
øPWR_CR_LPSDSR_Pos (0U)
ùPWR_CR_LPSDSR_Msk (0x1UL << PWR_CR_LPSDSR_Pos)
úPWR_CR_LPSDSR PWR_CR_LPSDSR_Msk
ûPWR_CR_PDDS_Pos (1U)
üPWR_CR_PDDS_Msk (0x1UL << PWR_CR_PDDS_Pos)
ýPWR_CR_PDDS PWR_CR_PDDS_Msk
þPWR_CR_CWUF_Pos (2U)
ÿPWR_CR_CWUF_Msk (0x1UL << PWR_CR_CWUF_Pos)
€PWR_CR_CWUF PWR_CR_CWUF_Msk
PWR_CR_CSBF_Pos (3U)
‚PWR_CR_CSBF_Msk (0x1UL << PWR_CR_CSBF_Pos)
ƒPWR_CR_CSBF PWR_CR_CSBF_Msk
„PWR_CR_PVDE_Pos (4U)
…PWR_CR_PVDE_Msk (0x1UL << PWR_CR_PVDE_Pos)
†PWR_CR_PVDE PWR_CR_PVDE_Msk
ˆPWR_CR_PLS_Pos (5U)
‰PWR_CR_PLS_Msk (0x7UL << PWR_CR_PLS_Pos)
ŠPWR_CR_PLS PWR_CR_PLS_Msk
‹PWR_CR_PLS_0 (0x1UL << PWR_CR_PLS_Pos)
ŒPWR_CR_PLS_1 (0x2UL << PWR_CR_PLS_Pos)
PWR_CR_PLS_2 (0x4UL << PWR_CR_PLS_Pos)
PWR_CR_PLS_LEV0 (0x00000000U)
‘PWR_CR_PLS_LEV1 (0x00000020U)
’PWR_CR_PLS_LEV2 (0x00000040U)
“PWR_CR_PLS_LEV3 (0x00000060U)
”PWR_CR_PLS_LEV4 (0x00000080U)
•PWR_CR_PLS_LEV5 (0x000000A0U)
–PWR_CR_PLS_LEV6 (0x000000C0U)
—PWR_CR_PLS_LEV7 (0x000000E0U)
™PWR_CR_DBP_Pos (8U)
šPWR_CR_DBP_Msk (0x1UL << PWR_CR_DBP_Pos)
›PWR_CR_DBP PWR_CR_DBP_Msk
œPWR_CR_ULP_Pos (9U)
PWR_CR_ULP_Msk (0x1UL << PWR_CR_ULP_Pos)
žPWR_CR_ULP PWR_CR_ULP_Msk
ŸPWR_CR_FWU_Pos (10U)
 PWR_CR_FWU_Msk (0x1UL << PWR_CR_FWU_Pos)
¡PWR_CR_FWU PWR_CR_FWU_Msk
£PWR_CR_VOS_Pos (11U)
¤PWR_CR_VOS_Msk (0x3UL << PWR_CR_VOS_Pos)
¥PWR_CR_VOS PWR_CR_VOS_Msk
¦PWR_CR_VOS_0 (0x1UL << PWR_CR_VOS_Pos)
§PWR_CR_VOS_1 (0x2UL << PWR_CR_VOS_Pos)
¨PWR_CR_DSEEKOFF_Pos (13U)
©PWR_CR_DSEEKOFF_Msk (0x1UL << PWR_CR_DSEEKOFF_Pos)
ªPWR_CR_DSEEKOFF PWR_CR_DSEEKOFF_Msk
«PWR_CR_LPRUN_Pos (14U)
¬PWR_CR_LPRUN_Msk (0x1UL << PWR_CR_LPRUN_Pos)
­PWR_CR_LPRUN PWR_CR_LPRUN_Msk
°PWR_CSR_WUF_Pos (0U)
±PWR_CSR_WUF_Msk (0x1UL << PWR_CSR_WUF_Pos)
²PWR_CSR_WUF PWR_CSR_WUF_Msk
³PWR_CSR_SBF_Pos (1U)
´PWR_CSR_SBF_Msk (0x1UL << PWR_CSR_SBF_Pos)
µPWR_CSR_SBF PWR_CSR_SBF_Msk
¶PWR_CSR_PVDO_Pos (2U)
·PWR_CSR_PVDO_Msk (0x1UL << PWR_CSR_PVDO_Pos)
¸PWR_CSR_PVDO PWR_CSR_PVDO_Msk
¹PWR_CSR_VREFINTRDYF_Pos (3U)
ºPWR_CSR_VREFINTRDYF_Msk (0x1UL << PWR_CSR_VREFINTRDYF_Pos)
»PWR_CSR_VREFINTRDYF PWR_CSR_VREFINTRDYF_Msk
¼PWR_CSR_VOSF_Pos (4U)
½PWR_CSR_VOSF_Msk (0x1UL << PWR_CSR_VOSF_Pos)
¾PWR_CSR_VOSF PWR_CSR_VOSF_Msk
¿PWR_CSR_REGLPF_Pos (5U)
ÀPWR_CSR_REGLPF_Msk (0x1UL << PWR_CSR_REGLPF_Pos)
ÁPWR_CSR_REGLPF PWR_CSR_REGLPF_Msk
ÃPWR_CSR_EWUP1_Pos (8U)
ÄPWR_CSR_EWUP1_Msk (0x1UL << PWR_CSR_EWUP1_Pos)
ÅPWR_CSR_EWUP1 PWR_CSR_EWUP1_Msk
ÆPWR_CSR_EWUP2_Pos (9U)
ÇPWR_CSR_EWUP2_Msk (0x1UL << PWR_CSR_EWUP2_Pos)
ÈPWR_CSR_EWUP2 PWR_CSR_EWUP2_Msk
ÉPWR_CSR_EWUP3_Pos (10U)
ÊPWR_CSR_EWUP3_Msk (0x1UL << PWR_CSR_EWUP3_Pos)
ËPWR_CSR_EWUP3 PWR_CSR_EWUP3_Msk
ÕRCC_HSECSS_SUPPORT 
ÖRCC_MCO3_SUPPORT 
×RCC_MCO3_AF2_SUPPORT 
ÚRCC_CR_HSION_Pos (0U)
ÛRCC_CR_HSION_Msk (0x1UL << RCC_CR_HSION_Pos)
ÜRCC_CR_HSION RCC_CR_HSION_Msk
ÝRCC_CR_HSIKERON_Pos (1U)
ÞRCC_CR_HSIKERON_Msk (0x1UL << RCC_CR_HSIKERON_Pos)
ßRCC_CR_HSIKERON RCC_CR_HSIKERON_Msk
àRCC_CR_HSIRDY_Pos (2U)
áRCC_CR_HSIRDY_Msk (0x1UL << RCC_CR_HSIRDY_Pos)
âRCC_CR_HSIRDY RCC_CR_HSIRDY_Msk
ãRCC_CR_HSIDIVEN_Pos (3U)
äRCC_CR_HSIDIVEN_Msk (0x1UL << RCC_CR_HSIDIVEN_Pos)
åRCC_CR_HSIDIVEN RCC_CR_HSIDIVEN_Msk
æRCC_CR_HSIDIVF_Pos (4U)
çRCC_CR_HSIDIVF_Msk (0x1UL << RCC_CR_HSIDIVF_Pos)
èRCC_CR_HSIDIVF RCC_CR_HSIDIVF_Msk
éRCC_CR_HSIOUTEN_Pos (5U)
êRCC_CR_HSIOUTEN_Msk (0x1UL << RCC_CR_HSIOUTEN_Pos)
ëRCC_CR_HSIOUTEN RCC_CR_HSIOUTEN_Msk
ìRCC_CR_MSION_Pos (8U)
íRCC_CR_MSION_Msk (0x1UL << RCC_CR_MSION_Pos)
îRCC_CR_MSION RCC_CR_MSION_Msk
ïRCC_CR_MSIRDY_Pos (9U)
ðRCC_CR_MSIRDY_Msk (0x1UL << RCC_CR_MSIRDY_Pos)
ñRCC_CR_MSIRDY RCC_CR_MSIRDY_Msk
òRCC_CR_HSEON_Pos (16U)
óRCC_CR_HSEON_Msk (0x1UL << RCC_CR_HSEON_Pos)
ôRCC_CR_HSEON RCC_CR_HSEON_Msk
õRCC_CR_HSERDY_Pos (17U)
öRCC_CR_HSERDY_Msk (0x1UL << RCC_CR_HSERDY_Pos)
÷RCC_CR_HSERDY RCC_CR_HSERDY_Msk
øRCC_CR_HSEBYP_Pos (18U)
ùRCC_CR_HSEBYP_Msk (0x1UL << RCC_CR_HSEBYP_Pos)
úRCC_CR_HSEBYP RCC_CR_HSEBYP_Msk
ûRCC_CR_CSSHSEON_Pos (19U)
üRCC_CR_CSSHSEON_Msk (0x1UL << RCC_CR_CSSHSEON_Pos)
ýRCC_CR_CSSHSEON RCC_CR_CSSHSEON_Msk
þRCC_CR_RTCPRE_Pos (20U)
ÿRCC_CR_RTCPRE_Msk (0x3UL << RCC_CR_RTCPRE_Pos)
€RCC_CR_RTCPRE RCC_CR_RTCPRE_Msk
RCC_CR_RTCPRE_0 (0x1UL << RCC_CR_RTCPRE_Pos)
‚RCC_CR_RTCPRE_1 (0x2UL << RCC_CR_RTCPRE_Pos)
ƒRCC_CR_PLLON_Pos (24U)
„RCC_CR_PLLON_Msk (0x1UL << RCC_CR_PLLON_Pos)
…RCC_CR_PLLON RCC_CR_PLLON_Msk
†RCC_CR_PLLRDY_Pos (25U)
‡RCC_CR_PLLRDY_Msk (0x1UL << RCC_CR_PLLRDY_Pos)
ˆRCC_CR_PLLRDY RCC_CR_PLLRDY_Msk
‹RCC_CR_CSSON RCC_CR_CSSHSEON
ŽRCC_ICSCR_HSICAL_Pos (0U)
RCC_ICSCR_HSICAL_Msk (0xFFUL << RCC_ICSCR_HSICAL_Pos)
RCC_ICSCR_HSICAL RCC_ICSCR_HSICAL_Msk
‘RCC_ICSCR_HSITRIM_Pos (8U)
’RCC_ICSCR_HSITRIM_Msk (0x1FUL << RCC_ICSCR_HSITRIM_Pos)
“RCC_ICSCR_HSITRIM RCC_ICSCR_HSITRIM_Msk
•RCC_ICSCR_MSIRANGE_Pos (13U)
–RCC_ICSCR_MSIRANGE_Msk (0x7UL << RCC_ICSCR_MSIRANGE_Pos)
—RCC_ICSCR_MSIRANGE RCC_ICSCR_MSIRANGE_Msk
˜RCC_ICSCR_MSIRANGE_0 (0x0UL << RCC_ICSCR_MSIRANGE_Pos)
™RCC_ICSCR_MSIRANGE_1 (0x1UL << RCC_ICSCR_MSIRANGE_Pos)
šRCC_ICSCR_MSIRANGE_2 (0x2UL << RCC_ICSCR_MSIRANGE_Pos)
›RCC_ICSCR_MSIRANGE_3 (0x3UL << RCC_ICSCR_MSIRANGE_Pos)
œRCC_ICSCR_MSIRANGE_4 (0x4UL << RCC_ICSCR_MSIRANGE_Pos)
RCC_ICSCR_MSIRANGE_5 (0x5UL << RCC_ICSCR_MSIRANGE_Pos)
žRCC_ICSCR_MSIRANGE_6 (0x6UL << RCC_ICSCR_MSIRANGE_Pos)
ŸRCC_ICSCR_MSICAL_Pos (16U)
 RCC_ICSCR_MSICAL_Msk (0xFFUL << RCC_ICSCR_MSICAL_Pos)
¡RCC_ICSCR_MSICAL RCC_ICSCR_MSICAL_Msk
¢RCC_ICSCR_MSITRIM_Pos (24U)
£RCC_ICSCR_MSITRIM_Msk (0xFFUL << RCC_ICSCR_MSITRIM_Pos)
¤RCC_ICSCR_MSITRIM RCC_ICSCR_MSITRIM_Msk
©RCC_CFGR_SW_Pos (0U)
ªRCC_CFGR_SW_Msk (0x3UL << RCC_CFGR_SW_Pos)
«RCC_CFGR_SW RCC_CFGR_SW_Msk
¬RCC_CFGR_SW_0 (0x1UL << RCC_CFGR_SW_Pos)
­RCC_CFGR_SW_1 (0x2UL << RCC_CFGR_SW_Pos)
¯RCC_CFGR_SW_MSI (0x00000000U)
°RCC_CFGR_SW_HSI (0x00000001U)
±RCC_CFGR_SW_HSE (0x00000002U)
²RCC_CFGR_SW_PLL (0x00000003U)
µRCC_CFGR_SWS_Pos (2U)
¶RCC_CFGR_SWS_Msk (0x3UL << RCC_CFGR_SWS_Pos)
·RCC_CFGR_SWS RCC_CFGR_SWS_Msk
¸RCC_CFGR_SWS_0 (0x1UL << RCC_CFGR_SWS_Pos)
¹RCC_CFGR_SWS_1 (0x2UL << RCC_CFGR_SWS_Pos)
»RCC_CFGR_SWS_MSI (0x00000000U)
¼RCC_CFGR_SWS_HSI (0x00000004U)
½RCC_CFGR_SWS_HSE (0x00000008U)
¾RCC_CFGR_SWS_PLL (0x0000000CU)
ÁRCC_CFGR_HPRE_Pos (4U)
ÂRCC_CFGR_HPRE_Msk (0xFUL << RCC_CFGR_HPRE_Pos)
ÃRCC_CFGR_HPRE RCC_CFGR_HPRE_Msk
ÄRCC_CFGR_HPRE_0 (0x1UL << RCC_CFGR_HPRE_Pos)
ÅRCC_CFGR_HPRE_1 (0x2UL << RCC_CFGR_HPRE_Pos)
ÆRCC_CFGR_HPRE_2 (0x4UL << RCC_CFGR_HPRE_Pos)
ÇRCC_CFGR_HPRE_3 (0x8UL << RCC_CFGR_HPRE_Pos)
ÉRCC_CFGR_HPRE_DIV1 (0x00000000U)
ÊRCC_CFGR_HPRE_DIV2 (0x00000080U)
ËRCC_CFGR_HPRE_DIV4 (0x00000090U)
ÌRCC_CFGR_HPRE_DIV8 (0x000000A0U)
ÍRCC_CFGR_HPRE_DIV16 (0x000000B0U)
ÎRCC_CFGR_HPRE_DIV64 (0x000000C0U)
ÏRCC_CFGR_HPRE_DIV128 (0x000000D0U)
ÐRCC_CFGR_HPRE_DIV256 (0x000000E0U)
ÑRCC_CFGR_HPRE_DIV512 (0x000000F0U)
ÔRCC_CFGR_PPRE1_Pos (8U)
ÕRCC_CFGR_PPRE1_Msk (0x7UL << RCC_CFGR_PPRE1_Pos)
ÖRCC_CFGR_PPRE1 RCC_CFGR_PPRE1_Msk
×RCC_CFGR_PPRE1_0 (0x1UL << RCC_CFGR_PPRE1_Pos)
ØRCC_CFGR_PPRE1_1 (0x2UL << RCC_CFGR_PPRE1_Pos)
ÙRCC_CFGR_PPRE1_2 (0x4UL << RCC_CFGR_PPRE1_Pos)
ÛRCC_CFGR_PPRE1_DIV1 (0x00000000U)
ÜRCC_CFGR_PPRE1_DIV2 (0x00000400U)
ÝRCC_CFGR_PPRE1_DIV4 (0x00000500U)
ÞRCC_CFGR_PPRE1_DIV8 (0x00000600U)
ßRCC_CFGR_PPRE1_DIV16 (0x00000700U)
âRCC_CFGR_PPRE2_Pos (11U)
ãRCC_CFGR_PPRE2_Msk (0x7UL << RCC_CFGR_PPRE2_Pos)
äRCC_CFGR_PPRE2 RCC_CFGR_PPRE2_Msk
åRCC_CFGR_PPRE2_0 (0x1UL << RCC_CFGR_PPRE2_Pos)
æRCC_CFGR_PPRE2_1 (0x2UL << RCC_CFGR_PPRE2_Pos)
çRCC_CFGR_PPRE2_2 (0x4UL << RCC_CFGR_PPRE2_Pos)
éRCC_CFGR_PPRE2_DIV1 (0x00000000U)
êRCC_CFGR_PPRE2_DIV2 (0x00002000U)
ëRCC_CFGR_PPRE2_DIV4 (0x00002800U)
ìRCC_CFGR_PPRE2_DIV8 (0x00003000U)
íRCC_CFGR_PPRE2_DIV16 (0x00003800U)
ïRCC_CFGR_STOPWUCK_Pos (15U)
ðRCC_CFGR_STOPWUCK_Msk (0x1UL << RCC_CFGR_STOPWUCK_Pos)
ñRCC_CFGR_STOPWUCK RCC_CFGR_STOPWUCK_Msk
ôRCC_CFGR_PLLSRC_Pos (16U)
õRCC_CFGR_PLLSRC_Msk (0x1UL << RCC_CFGR_PLLSRC_Pos)
öRCC_CFGR_PLLSRC RCC_CFGR_PLLSRC_Msk
øRCC_CFGR_PLLSRC_HSI (0x00000000U)
ùRCC_CFGR_PLLSRC_HSE (0x00010000U)
ýRCC_CFGR_PLLMUL_Pos (18U)
þRCC_CFGR_PLLMUL_Msk (0xFUL << RCC_CFGR_PLLMUL_Pos)
ÿRCC_CFGR_PLLMUL RCC_CFGR_PLLMUL_Msk
€RCC_CFGR_PLLMUL_0 (0x1UL << RCC_CFGR_PLLMUL_Pos)
RCC_CFGR_PLLMUL_1 (0x2UL << RCC_CFGR_PLLMUL_Pos)
‚RCC_CFGR_PLLMUL_2 (0x4UL << RCC_CFGR_PLLMUL_Pos)
ƒRCC_CFGR_PLLMUL_3 (0x8UL << RCC_CFGR_PLLMUL_Pos)
…RCC_CFGR_PLLMUL3 (0x00000000U)
†RCC_CFGR_PLLMUL4 (0x00040000U)
‡RCC_CFGR_PLLMUL6 (0x00080000U)
ˆRCC_CFGR_PLLMUL8 (0x000C0000U)
‰RCC_CFGR_PLLMUL12 (0x00100000U)
ŠRCC_CFGR_PLLMUL16 (0x00140000U)
‹RCC_CFGR_PLLMUL24 (0x00180000U)
ŒRCC_CFGR_PLLMUL32 (0x001C0000U)
RCC_CFGR_PLLMUL48 (0x00200000U)
RCC_CFGR_PLLDIV_Pos (22U)
‘RCC_CFGR_PLLDIV_Msk (0x3UL << RCC_CFGR_PLLDIV_Pos)
’RCC_CFGR_PLLDIV RCC_CFGR_PLLDIV_Msk
“RCC_CFGR_PLLDIV_0 (0x1UL << RCC_CFGR_PLLDIV_Pos)
”RCC_CFGR_PLLDIV_1 (0x2UL << RCC_CFGR_PLLDIV_Pos)
–RCC_CFGR_PLLDIV2_Pos (22U)
—RCC_CFGR_PLLDIV2_Msk (0x1UL << RCC_CFGR_PLLDIV2_Pos)
˜RCC_CFGR_PLLDIV2 RCC_CFGR_PLLDIV2_Msk
™RCC_CFGR_PLLDIV3_Pos (23U)
šRCC_CFGR_PLLDIV3_Msk (0x1UL << RCC_CFGR_PLLDIV3_Pos)
›RCC_CFGR_PLLDIV3 RCC_CFGR_PLLDIV3_Msk
œRCC_CFGR_PLLDIV4_Pos (22U)
RCC_CFGR_PLLDIV4_Msk (0x3UL << RCC_CFGR_PLLDIV4_Pos)
žRCC_CFGR_PLLDIV4 RCC_CFGR_PLLDIV4_Msk
¡RCC_CFGR_MCOSEL_Pos (24U)
¢RCC_CFGR_MCOSEL_Msk (0xFUL << RCC_CFGR_MCOSEL_Pos)
£RCC_CFGR_MCOSEL RCC_CFGR_MCOSEL_Msk
¤RCC_CFGR_MCOSEL_0 (0x1UL << RCC_CFGR_MCOSEL_Pos)
¥RCC_CFGR_MCOSEL_1 (0x2UL << RCC_CFGR_MCOSEL_Pos)
¦RCC_CFGR_MCOSEL_2 (0x4UL << RCC_CFGR_MCOSEL_Pos)
§RCC_CFGR_MCOSEL_3 (0x8UL << RCC_CFGR_MCOSEL_Pos)
©RCC_CFGR_MCOSEL_NOCLOCK (0x00000000U)
ªRCC_CFGR_MCOSEL_SYSCLK_Pos (24U)
«RCC_CFGR_MCOSEL_SYSCLK_Msk (0x1UL << RCC_CFGR_MCOSEL_SYSCLK_Pos)
¬RCC_CFGR_MCOSEL_SYSCLK RCC_CFGR_MCOSEL_SYSCLK_Msk
­RCC_CFGR_MCOSEL_HSI_Pos (25U)
®RCC_CFGR_MCOSEL_HSI_Msk (0x1UL << RCC_CFGR_MCOSEL_HSI_Pos)
¯RCC_CFGR_MCOSEL_HSI RCC_CFGR_MCOSEL_HSI_Msk
°RCC_CFGR_MCOSEL_MSI_Pos (24U)
±RCC_CFGR_MCOSEL_MSI_Msk (0x3UL << RCC_CFGR_MCOSEL_MSI_Pos)
²RCC_CFGR_MCOSEL_MSI RCC_CFGR_MCOSEL_MSI_Msk
³RCC_CFGR_MCOSEL_HSE_Pos (26U)
´RCC_CFGR_MCOSEL_HSE_Msk (0x1UL << RCC_CFGR_MCOSEL_HSE_Pos)
µRCC_CFGR_MCOSEL_HSE RCC_CFGR_MCOSEL_HSE_Msk
¶RCC_CFGR_MCOSEL_PLL_Pos (24U)
·RCC_CFGR_MCOSEL_PLL_Msk (0x5UL << RCC_CFGR_MCOSEL_PLL_Pos)
¸RCC_CFGR_MCOSEL_PLL RCC_CFGR_MCOSEL_PLL_Msk
¹RCC_CFGR_MCOSEL_LSI_Pos (25U)
ºRCC_CFGR_MCOSEL_LSI_Msk (0x3UL << RCC_CFGR_MCOSEL_LSI_Pos)
»RCC_CFGR_MCOSEL_LSI RCC_CFGR_MCOSEL_LSI_Msk
¼RCC_CFGR_MCOSEL_LSE_Pos (24U)
½RCC_CFGR_MCOSEL_LSE_Msk (0x7UL << RCC_CFGR_MCOSEL_LSE_Pos)
¾RCC_CFGR_MCOSEL_LSE RCC_CFGR_MCOSEL_LSE_Msk
ÀRCC_CFGR_MCOPRE_Pos (28U)
ÁRCC_CFGR_MCOPRE_Msk (0x7UL << RCC_CFGR_MCOPRE_Pos)
ÂRCC_CFGR_MCOPRE RCC_CFGR_MCOPRE_Msk
ÃRCC_CFGR_MCOPRE_0 (0x1UL << RCC_CFGR_MCOPRE_Pos)
ÄRCC_CFGR_MCOPRE_1 (0x2UL << RCC_CFGR_MCOPRE_Pos)
ÅRCC_CFGR_MCOPRE_2 (0x4UL << RCC_CFGR_MCOPRE_Pos)
ÇRCC_CFGR_MCOPRE_DIV1 (0x00000000U)
ÈRCC_CFGR_MCOPRE_DIV2 (0x10000000U)
ÉRCC_CFGR_MCOPRE_DIV4 (0x20000000U)
ÊRCC_CFGR_MCOPRE_DIV8 (0x30000000U)
ËRCC_CFGR_MCOPRE_DIV16 (0x40000000U)
ÎRCC_CFGR_MCO_NOCLOCK RCC_CFGR_MCOSEL_NOCLOCK
ÏRCC_CFGR_MCO_SYSCLK RCC_CFGR_MCOSEL_SYSCLK
ÐRCC_CFGR_MCO_HSI RCC_CFGR_MCOSEL_HSI
ÑRCC_CFGR_MCO_MSI RCC_CFGR_MCOSEL_MSI
ÒRCC_CFGR_MCO_HSE RCC_CFGR_MCOSEL_HSE
ÓRCC_CFGR_MCO_PLL RCC_CFGR_MCOSEL_PLL
ÔRCC_CFGR_MCO_LSI RCC_CFGR_MCOSEL_LSI
ÕRCC_CFGR_MCO_LSE RCC_CFGR_MCOSEL_LSE
ÚRCC_CFGR_MCO_PRE RCC_CFGR_MCOPRE
ÛRCC_CFGR_MCO_PRE_1 RCC_CFGR_MCOPRE_DIV1
ÜRCC_CFGR_MCO_PRE_2 RCC_CFGR_MCOPRE_DIV2
ÝRCC_CFGR_MCO_PRE_4 RCC_CFGR_MCOPRE_DIV4
ÞRCC_CFGR_MCO_PRE_8 RCC_CFGR_MCOPRE_DIV8
ßRCC_CFGR_MCO_PRE_16 RCC_CFGR_MCOPRE_DIV16
âRCC_CIER_LSIRDYIE_Pos (0U)
ãRCC_CIER_LSIRDYIE_Msk (0x1UL << RCC_CIER_LSIRDYIE_Pos)
äRCC_CIER_LSIRDYIE RCC_CIER_LSIRDYIE_Msk
åRCC_CIER_LSERDYIE_Pos (1U)
æRCC_CIER_LSERDYIE_Msk (0x1UL << RCC_CIER_LSERDYIE_Pos)
çRCC_CIER_LSERDYIE RCC_CIER_LSERDYIE_Msk
èRCC_CIER_HSIRDYIE_Pos (2U)
éRCC_CIER_HSIRDYIE_Msk (0x1UL << RCC_CIER_HSIRDYIE_Pos)
êRCC_CIER_HSIRDYIE RCC_CIER_HSIRDYIE_Msk
ëRCC_CIER_HSERDYIE_Pos (3U)
ìRCC_CIER_HSERDYIE_Msk (0x1UL << RCC_CIER_HSERDYIE_Pos)
íRCC_CIER_HSERDYIE RCC_CIER_HSERDYIE_Msk
îRCC_CIER_PLLRDYIE_Pos (4U)
ïRCC_CIER_PLLRDYIE_Msk (0x1UL << RCC_CIER_PLLRDYIE_Pos)
ðRCC_CIER_PLLRDYIE RCC_CIER_PLLRDYIE_Msk
ñRCC_CIER_MSIRDYIE_Pos (5U)
òRCC_CIER_MSIRDYIE_Msk (0x1UL << RCC_CIER_MSIRDYIE_Pos)
óRCC_CIER_MSIRDYIE RCC_CIER_MSIRDYIE_Msk
ôRCC_CIER_CSSLSE_Pos (7U)
õRCC_CIER_CSSLSE_Msk (0x1UL << RCC_CIER_CSSLSE_Pos)
öRCC_CIER_CSSLSE RCC_CIER_CSSLSE_Msk
ùRCC_CIER_LSECSSIE RCC_CIER_CSSLSE
üRCC_CIFR_LSIRDYF_Pos (0U)
ýRCC_CIFR_LSIRDYF_Msk (0x1UL << RCC_CIFR_LSIRDYF_Pos)
þRCC_CIFR_LSIRDYF RCC_CIFR_LSIRDYF_Msk
ÿRCC_CIFR_LSERDYF_Pos (1U)
€RCC_CIFR_LSERDYF_Msk (0x1UL << RCC_CIFR_LSERDYF_Pos)
RCC_CIFR_LSERDYF RCC_CIFR_LSERDYF_Msk
‚RCC_CIFR_HSIRDYF_Pos (2U)
ƒRCC_CIFR_HSIRDYF_Msk (0x1UL << RCC_CIFR_HSIRDYF_Pos)
„RCC_CIFR_HSIRDYF RCC_CIFR_HSIRDYF_Msk
…RCC_CIFR_HSERDYF_Pos (3U)
†RCC_CIFR_HSERDYF_Msk (0x1UL << RCC_CIFR_HSERDYF_Pos)
‡RCC_CIFR_HSERDYF RCC_CIFR_HSERDYF_Msk
ˆRCC_CIFR_PLLRDYF_Pos (4U)
‰RCC_CIFR_PLLRDYF_Msk (0x1UL << RCC_CIFR_PLLRDYF_Pos)
ŠRCC_CIFR_PLLRDYF RCC_CIFR_PLLRDYF_Msk
‹RCC_CIFR_MSIRDYF_Pos (5U)
ŒRCC_CIFR_MSIRDYF_Msk (0x1UL << RCC_CIFR_MSIRDYF_Pos)
RCC_CIFR_MSIRDYF RCC_CIFR_MSIRDYF_Msk
ŽRCC_CIFR_CSSLSEF_Pos (7U)
RCC_CIFR_CSSLSEF_Msk (0x1UL << RCC_CIFR_CSSLSEF_Pos)
RCC_CIFR_CSSLSEF RCC_CIFR_CSSLSEF_Msk
‘RCC_CIFR_CSSHSEF_Pos (8U)
’RCC_CIFR_CSSHSEF_Msk (0x1UL << RCC_CIFR_CSSHSEF_Pos)
“RCC_CIFR_CSSHSEF RCC_CIFR_CSSHSEF_Msk
–RCC_CIFR_LSECSSF RCC_CIFR_CSSLSEF
—RCC_CIFR_CSSF RCC_CIFR_CSSHSEF
šRCC_CICR_LSIRDYC_Pos (0U)
›RCC_CICR_LSIRDYC_Msk (0x1UL << RCC_CICR_LSIRDYC_Pos)
œRCC_CICR_LSIRDYC RCC_CICR_LSIRDYC_Msk
RCC_CICR_LSERDYC_Pos (1U)
žRCC_CICR_LSERDYC_Msk (0x1UL << RCC_CICR_LSERDYC_Pos)
ŸRCC_CICR_LSERDYC RCC_CICR_LSERDYC_Msk
 RCC_CICR_HSIRDYC_Pos (2U)
¡RCC_CICR_HSIRDYC_Msk (0x1UL << RCC_CICR_HSIRDYC_Pos)
¢RCC_CICR_HSIRDYC RCC_CICR_HSIRDYC_Msk
£RCC_CICR_HSERDYC_Pos (3U)
¤RCC_CICR_HSERDYC_Msk (0x1UL << RCC_CICR_HSERDYC_Pos)
¥RCC_CICR_HSERDYC RCC_CICR_HSERDYC_Msk
¦RCC_CICR_PLLRDYC_Pos (4U)
§RCC_CICR_PLLRDYC_Msk (0x1UL << RCC_CICR_PLLRDYC_Pos)
¨RCC_CICR_PLLRDYC RCC_CICR_PLLRDYC_Msk
©RCC_CICR_MSIRDYC_Pos (5U)
ªRCC_CICR_MSIRDYC_Msk (0x1UL << RCC_CICR_MSIRDYC_Pos)
«RCC_CICR_MSIRDYC RCC_CICR_MSIRDYC_Msk
¬RCC_CICR_CSSLSEC_Pos (7U)
­RCC_CICR_CSSLSEC_Msk (0x1UL << RCC_CICR_CSSLSEC_Pos)
®RCC_CICR_CSSLSEC RCC_CICR_CSSLSEC_Msk
¯RCC_CICR_CSSHSEC_Pos (8U)
°RCC_CICR_CSSHSEC_Msk (0x1UL << RCC_CICR_CSSHSEC_Pos)
±RCC_CICR_CSSHSEC RCC_CICR_CSSHSEC_Msk
´RCC_CICR_LSECSSC RCC_CICR_CSSLSEC
µRCC_CICR_CSSC RCC_CICR_CSSHSEC
·RCC_IOPRSTR_IOPARST_Pos (0U)
¸RCC_IOPRSTR_IOPARST_Msk (0x1UL << RCC_IOPRSTR_IOPARST_Pos)
¹RCC_IOPRSTR_IOPARST RCC_IOPRSTR_IOPARST_Msk
ºRCC_IOPRSTR_IOPBRST_Pos (1U)
»RCC_IOPRSTR_IOPBRST_Msk (0x1UL << RCC_IOPRSTR_IOPBRST_Pos)
¼RCC_IOPRSTR_IOPBRST RCC_IOPRSTR_IOPBRST_Msk
½RCC_IOPRSTR_IOPCRST_Pos (2U)
¾RCC_IOPRSTR_IOPCRST_Msk (0x1UL << RCC_IOPRSTR_IOPCRST_Pos)
¿RCC_IOPRSTR_IOPCRST RCC_IOPRSTR_IOPCRST_Msk
ÀRCC_IOPRSTR_IOPDRST_Pos (3U)
ÁRCC_IOPRSTR_IOPDRST_Msk (0x1UL << RCC_IOPRSTR_IOPDRST_Pos)
ÂRCC_IOPRSTR_IOPDRST RCC_IOPRSTR_IOPDRST_Msk
ÃRCC_IOPRSTR_IOPERST_Pos (4U)
ÄRCC_IOPRSTR_IOPERST_Msk (0x1UL << RCC_IOPRSTR_IOPERST_Pos)
ÅRCC_IOPRSTR_IOPERST RCC_IOPRSTR_IOPERST_Msk
ÆRCC_IOPRSTR_IOPHRST_Pos (7U)
ÇRCC_IOPRSTR_IOPHRST_Msk (0x1UL << RCC_IOPRSTR_IOPHRST_Pos)
ÈRCC_IOPRSTR_IOPHRST RCC_IOPRSTR_IOPHRST_Msk
ËRCC_IOPRSTR_GPIOARST RCC_IOPRSTR_IOPARST
ÌRCC_IOPRSTR_GPIOBRST RCC_IOPRSTR_IOPBRST
ÍRCC_IOPRSTR_GPIOCRST RCC_IOPRSTR_IOPCRST
ÎRCC_IOPRSTR_GPIODRST RCC_IOPRSTR_IOPDRST
ÏRCC_IOPRSTR_GPIOERST RCC_IOPRSTR_IOPERST
ÐRCC_IOPRSTR_GPIOHRST RCC_IOPRSTR_IOPHRST
ÔRCC_AHBRSTR_DMARST_Pos (0U)
ÕRCC_AHBRSTR_DMARST_Msk (0x1UL << RCC_AHBRSTR_DMARST_Pos)
ÖRCC_AHBRSTR_DMARST RCC_AHBRSTR_DMARST_Msk
×RCC_AHBRSTR_MIFRST_Pos (8U)
ØRCC_AHBRSTR_MIFRST_Msk (0x1UL << RCC_AHBRSTR_MIFRST_Pos)
ÙRCC_AHBRSTR_MIFRST RCC_AHBRSTR_MIFRST_Msk
ÚRCC_AHBRSTR_CRCRST_Pos (12U)
ÛRCC_AHBRSTR_CRCRST_Msk (0x1UL << RCC_AHBRSTR_CRCRST_Pos)
ÜRCC_AHBRSTR_CRCRST RCC_AHBRSTR_CRCRST_Msk
ßRCC_AHBRSTR_DMA1RST RCC_AHBRSTR_DMARST
âRCC_APB2RSTR_SYSCFGRST_Pos (0U)
ãRCC_APB2RSTR_SYSCFGRST_Msk (0x1UL << RCC_APB2RSTR_SYSCFGRST_Pos)
äRCC_APB2RSTR_SYSCFGRST RCC_APB2RSTR_SYSCFGRST_Msk
åRCC_APB2RSTR_TIM21RST_Pos (2U)
æRCC_APB2RSTR_TIM21RST_Msk (0x1UL << RCC_APB2RSTR_TIM21RST_Pos)
çRCC_APB2RSTR_TIM21RST RCC_APB2RSTR_TIM21RST_Msk
èRCC_APB2RSTR_TIM22RST_Pos (5U)
éRCC_APB2RSTR_TIM22RST_Msk (0x1UL << RCC_APB2RSTR_TIM22RST_Pos)
êRCC_APB2RSTR_TIM22RST RCC_APB2RSTR_TIM22RST_Msk
ëRCC_APB2RSTR_ADCRST_Pos (9U)
ìRCC_APB2RSTR_ADCRST_Msk (0x1UL << RCC_APB2RSTR_ADCRST_Pos)
íRCC_APB2RSTR_ADCRST RCC_APB2RSTR_ADCRST_Msk
îRCC_APB2RSTR_SPI1RST_Pos (12U)
ïRCC_APB2RSTR_SPI1RST_Msk (0x1UL << RCC_APB2RSTR_SPI1RST_Pos)
ðRCC_APB2RSTR_SPI1RST RCC_APB2RSTR_SPI1RST_Msk
ñRCC_APB2RSTR_USART1RST_Pos (14U)
òRCC_APB2RSTR_USART1RST_Msk (0x1UL << RCC_APB2RSTR_USART1RST_Pos)
óRCC_APB2RSTR_USART1RST RCC_APB2RSTR_USART1RST_Msk
ôRCC_APB2RSTR_DBGRST_Pos (22U)
õRCC_APB2RSTR_DBGRST_Msk (0x1UL << RCC_APB2RSTR_DBGRST_Pos)
öRCC_APB2RSTR_DBGRST RCC_APB2RSTR_DBGRST_Msk
ùRCC_APB2RSTR_ADC1RST RCC_APB2RSTR_ADCRST
úRCC_APB2RSTR_DBGMCURST RCC_APB2RSTR_DBGRST
ýRCC_APB1RSTR_TIM2RST_Pos (0U)
þRCC_APB1RSTR_TIM2RST_Msk (0x1UL << RCC_APB1RSTR_TIM2RST_Pos)
ÿRCC_APB1RSTR_TIM2RST RCC_APB1RSTR_TIM2RST_Msk
€RCC_APB1RSTR_TIM3RST_Pos (1U)
RCC_APB1RSTR_TIM3RST_Msk (0x1UL << RCC_APB1RSTR_TIM3RST_Pos)
‚RCC_APB1RSTR_TIM3RST RCC_APB1RSTR_TIM3RST_Msk
ƒRCC_APB1RSTR_TIM6RST_Pos (4U)
„RCC_APB1RSTR_TIM6RST_Msk (0x1UL << RCC_APB1RSTR_TIM6RST_Pos)
…RCC_APB1RSTR_TIM6RST RCC_APB1RSTR_TIM6RST_Msk
†RCC_APB1RSTR_TIM7RST_Pos (5U)
‡RCC_APB1RSTR_TIM7RST_Msk (0x1UL << RCC_APB1RSTR_TIM7RST_Pos)
ˆRCC_APB1RSTR_TIM7RST RCC_APB1RSTR_TIM7RST_Msk
‰RCC_APB1RSTR_WWDGRST_Pos (11U)
ŠRCC_APB1RSTR_WWDGRST_Msk (0x1UL << RCC_APB1RSTR_WWDGRST_Pos)
‹RCC_APB1RSTR_WWDGRST RCC_APB1RSTR_WWDGRST_Msk
ŒRCC_APB1RSTR_SPI2RST_Pos (14U)
RCC_APB1RSTR_SPI2RST_Msk (0x1UL << RCC_APB1RSTR_SPI2RST_Pos)
ŽRCC_APB1RSTR_SPI2RST RCC_APB1RSTR_SPI2RST_Msk
RCC_APB1RSTR_USART2RST_Pos (17U)
RCC_APB1RSTR_USART2RST_Msk (0x1UL << RCC_APB1RSTR_USART2RST_Pos)
‘RCC_APB1RSTR_USART2RST RCC_APB1RSTR_USART2RST_Msk
’RCC_APB1RSTR_LPUART1RST_Pos (18U)
“RCC_APB1RSTR_LPUART1RST_Msk (0x1UL << RCC_APB1RSTR_LPUART1RST_Pos)
”RCC_APB1RSTR_LPUART1RST RCC_APB1RSTR_LPUART1RST_Msk
•RCC_APB1RSTR_USART4RST_Pos (19U)
–RCC_APB1RSTR_USART4RST_Msk (0x1UL << RCC_APB1RSTR_USART4RST_Pos)
—RCC_APB1RSTR_USART4RST RCC_APB1RSTR_USART4RST_Msk
˜RCC_APB1RSTR_USART5RST_Pos (20U)
™RCC_APB1RSTR_USART5RST_Msk (0x1UL << RCC_APB1RSTR_USART5RST_Pos)
šRCC_APB1RSTR_USART5RST RCC_APB1RSTR_USART5RST_Msk
›RCC_APB1RSTR_I2C1RST_Pos (21U)
œRCC_APB1RSTR_I2C1RST_Msk (0x1UL << RCC_APB1RSTR_I2C1RST_Pos)
RCC_APB1RSTR_I2C1RST RCC_APB1RSTR_I2C1RST_Msk
žRCC_APB1RSTR_I2C2RST_Pos (22U)
ŸRCC_APB1RSTR_I2C2RST_Msk (0x1UL << RCC_APB1RSTR_I2C2RST_Pos)
 RCC_APB1RSTR_I2C2RST RCC_APB1RSTR_I2C2RST_Msk
¡RCC_APB1RSTR_PWRRST_Pos (28U)
¢RCC_APB1RSTR_PWRRST_Msk (0x1UL << RCC_APB1RSTR_PWRRST_Pos)
£RCC_APB1RSTR_PWRRST RCC_APB1RSTR_PWRRST_Msk
¤RCC_APB1RSTR_I2C3RST_Pos (30U)
¥RCC_APB1RSTR_I2C3RST_Msk (0x1UL << RCC_APB1RSTR_I2C3RST_Pos)
¦RCC_APB1RSTR_I2C3RST RCC_APB1RSTR_I2C3RST_Msk
§RCC_APB1RSTR_LPTIM1RST_Pos (31U)
¨RCC_APB1RSTR_LPTIM1RST_Msk (0x1UL << RCC_APB1RSTR_LPTIM1RST_Pos)
©RCC_APB1RSTR_LPTIM1RST RCC_APB1RSTR_LPTIM1RST_Msk
¬RCC_IOPENR_IOPAEN_Pos (0U)
­RCC_IOPENR_IOPAEN_Msk (0x1UL << RCC_IOPENR_IOPAEN_Pos)
®RCC_IOPENR_IOPAEN RCC_IOPENR_IOPAEN_Msk
¯RCC_IOPENR_IOPBEN_Pos (1U)
°RCC_IOPENR_IOPBEN_Msk (0x1UL << RCC_IOPENR_IOPBEN_Pos)
±RCC_IOPENR_IOPBEN RCC_IOPENR_IOPBEN_Msk
²RCC_IOPENR_IOPCEN_Pos (2U)
³RCC_IOPENR_IOPCEN_Msk (0x1UL << RCC_IOPENR_IOPCEN_Pos)
´RCC_IOPENR_IOPCEN RCC_IOPENR_IOPCEN_Msk
µRCC_IOPENR_IOPDEN_Pos (3U)
¶RCC_IOPENR_IOPDEN_Msk (0x1UL << RCC_IOPENR_IOPDEN_Pos)
·RCC_IOPENR_IOPDEN RCC_IOPENR_IOPDEN_Msk
¸RCC_IOPENR_IOPEEN_Pos (4U)
¹RCC_IOPENR_IOPEEN_Msk (0x1UL << RCC_IOPENR_IOPEEN_Pos)
ºRCC_IOPENR_IOPEEN RCC_IOPENR_IOPEEN_Msk
»RCC_IOPENR_IOPHEN_Pos (7U)
¼RCC_IOPENR_IOPHEN_Msk (0x1UL << RCC_IOPENR_IOPHEN_Pos)
½RCC_IOPENR_IOPHEN RCC_IOPENR_IOPHEN_Msk
ÀRCC_IOPENR_GPIOAEN RCC_IOPENR_IOPAEN
ÁRCC_IOPENR_GPIOBEN RCC_IOPENR_IOPBEN
ÂRCC_IOPENR_GPIOCEN RCC_IOPENR_IOPCEN
ÃRCC_IOPENR_GPIODEN RCC_IOPENR_IOPDEN
ÄRCC_IOPENR_GPIOEEN RCC_IOPENR_IOPEEN
ÅRCC_IOPENR_GPIOHEN RCC_IOPENR_IOPHEN
ÈRCC_AHBENR_DMAEN_Pos (0U)
ÉRCC_AHBENR_DMAEN_Msk (0x1UL << RCC_AHBENR_DMAEN_Pos)
ÊRCC_AHBENR_DMAEN RCC_AHBENR_DMAEN_Msk
ËRCC_AHBENR_MIFEN_Pos (8U)
ÌRCC_AHBENR_MIFEN_Msk (0x1UL << RCC_AHBENR_MIFEN_Pos)
ÍRCC_AHBENR_MIFEN RCC_AHBENR_MIFEN_Msk
ÎRCC_AHBENR_CRCEN_Pos (12U)
ÏRCC_AHBENR_CRCEN_Msk (0x1UL << RCC_AHBENR_CRCEN_Pos)
ÐRCC_AHBENR_CRCEN RCC_AHBENR_CRCEN_Msk
ÓRCC_AHBENR_DMA1EN RCC_AHBENR_DMAEN
ÖRCC_APB2ENR_SYSCFGEN_Pos (0U)
×RCC_APB2ENR_SYSCFGEN_Msk (0x1UL << RCC_APB2ENR_SYSCFGEN_Pos)
ØRCC_APB2ENR_SYSCFGEN RCC_APB2ENR_SYSCFGEN_Msk
ÙRCC_APB2ENR_TIM21EN_Pos (2U)
ÚRCC_APB2ENR_TIM21EN_Msk (0x1UL << RCC_APB2ENR_TIM21EN_Pos)
ÛRCC_APB2ENR_TIM21EN RCC_APB2ENR_TIM21EN_Msk
ÜRCC_APB2ENR_TIM22EN_Pos (5U)
ÝRCC_APB2ENR_TIM22EN_Msk (0x1UL << RCC_APB2ENR_TIM22EN_Pos)
ÞRCC_APB2ENR_TIM22EN RCC_APB2ENR_TIM22EN_Msk
ßRCC_APB2ENR_FWEN_Pos (7U)
àRCC_APB2ENR_FWEN_Msk (0x1UL << RCC_APB2ENR_FWEN_Pos)
áRCC_APB2ENR_FWEN RCC_APB2ENR_FWEN_Msk
âRCC_APB2ENR_ADCEN_Pos (9U)
ãRCC_APB2ENR_ADCEN_Msk (0x1UL << RCC_APB2ENR_ADCEN_Pos)
äRCC_APB2ENR_ADCEN RCC_APB2ENR_ADCEN_Msk
åRCC_APB2ENR_SPI1EN_Pos (12U)
æRCC_APB2ENR_SPI1EN_Msk (0x1UL << RCC_APB2ENR_SPI1EN_Pos)
çRCC_APB2ENR_SPI1EN RCC_APB2ENR_SPI1EN_Msk
èRCC_APB2ENR_USART1EN_Pos (14U)
éRCC_APB2ENR_USART1EN_Msk (0x1UL << RCC_APB2ENR_USART1EN_Pos)
êRCC_APB2ENR_USART1EN RCC_APB2ENR_USART1EN_Msk
ëRCC_APB2ENR_DBGEN_Pos (22U)
ìRCC_APB2ENR_DBGEN_Msk (0x1UL << RCC_APB2ENR_DBGEN_Pos)
íRCC_APB2ENR_DBGEN RCC_APB2ENR_DBGEN_Msk
ñRCC_APB2ENR_MIFIEN RCC_APB2ENR_FWEN
òRCC_APB2ENR_ADC1EN RCC_APB2ENR_ADCEN
óRCC_APB2ENR_DBGMCUEN RCC_APB2ENR_DBGEN
öRCC_APB1ENR_TIM2EN_Pos (0U)
÷RCC_APB1ENR_TIM2EN_Msk (0x1UL << RCC_APB1ENR_TIM2EN_Pos)
øRCC_APB1ENR_TIM2EN RCC_APB1ENR_TIM2EN_Msk
ùRCC_APB1ENR_TIM3EN_Pos (1U)
úRCC_APB1ENR_TIM3EN_Msk (0x1UL << RCC_APB1ENR_TIM3EN_Pos)
ûRCC_APB1ENR_TIM3EN RCC_APB1ENR_TIM3EN_Msk
üRCC_APB1ENR_TIM6EN_Pos (4U)
ýRCC_APB1ENR_TIM6EN_Msk (0x1UL << RCC_APB1ENR_TIM6EN_Pos)
þRCC_APB1ENR_TIM6EN RCC_APB1ENR_TIM6EN_Msk
ÿRCC_APB1ENR_TIM7EN_Pos (5U)
€RCC_APB1ENR_TIM7EN_Msk (0x1UL << RCC_APB1ENR_TIM7EN_Pos)
RCC_APB1ENR_TIM7EN RCC_APB1ENR_TIM7EN_Msk
‚RCC_APB1ENR_WWDGEN_Pos (11U)
ƒRCC_APB1ENR_WWDGEN_Msk (0x1UL << RCC_APB1ENR_WWDGEN_Pos)
„RCC_APB1ENR_WWDGEN RCC_APB1ENR_WWDGEN_Msk
…RCC_APB1ENR_SPI2EN_Pos (14U)
†RCC_APB1ENR_SPI2EN_Msk (0x1UL << RCC_APB1ENR_SPI2EN_Pos)
‡RCC_APB1ENR_SPI2EN RCC_APB1ENR_SPI2EN_Msk
ˆRCC_APB1ENR_USART2EN_Pos (17U)
‰RCC_APB1ENR_USART2EN_Msk (0x1UL << RCC_APB1ENR_USART2EN_Pos)
ŠRCC_APB1ENR_USART2EN RCC_APB1ENR_USART2EN_Msk
‹RCC_APB1ENR_LPUART1EN_Pos (18U)
ŒRCC_APB1ENR_LPUART1EN_Msk (0x1UL << RCC_APB1ENR_LPUART1EN_Pos)
RCC_APB1ENR_LPUART1EN RCC_APB1ENR_LPUART1EN_Msk
ŽRCC_APB1ENR_USART4EN_Pos (19U)
RCC_APB1ENR_USART4EN_Msk (0x1UL << RCC_APB1ENR_USART4EN_Pos)
RCC_APB1ENR_USART4EN RCC_APB1ENR_USART4EN_Msk
‘RCC_APB1ENR_USART5EN_Pos (20U)
’RCC_APB1ENR_USART5EN_Msk (0x1UL << RCC_APB1ENR_USART5EN_Pos)
“RCC_APB1ENR_USART5EN RCC_APB1ENR_USART5EN_Msk
”RCC_APB1ENR_I2C1EN_Pos (21U)
•RCC_APB1ENR_I2C1EN_Msk (0x1UL << RCC_APB1ENR_I2C1EN_Pos)
–RCC_APB1ENR_I2C1EN RCC_APB1ENR_I2C1EN_Msk
—RCC_APB1ENR_I2C2EN_Pos (22U)
˜RCC_APB1ENR_I2C2EN_Msk (0x1UL << RCC_APB1ENR_I2C2EN_Pos)
™RCC_APB1ENR_I2C2EN RCC_APB1ENR_I2C2EN_Msk
šRCC_APB1ENR_PWREN_Pos (28U)
›RCC_APB1ENR_PWREN_Msk (0x1UL << RCC_APB1ENR_PWREN_Pos)
œRCC_APB1ENR_PWREN RCC_APB1ENR_PWREN_Msk
RCC_APB1ENR_I2C3EN_Pos (30U)
žRCC_APB1ENR_I2C3EN_Msk (0x1UL << RCC_APB1ENR_I2C3EN_Pos)
ŸRCC_APB1ENR_I2C3EN RCC_APB1ENR_I2C3EN_Msk
 RCC_APB1ENR_LPTIM1EN_Pos (31U)
¡RCC_APB1ENR_LPTIM1EN_Msk (0x1UL << RCC_APB1ENR_LPTIM1EN_Pos)
¢RCC_APB1ENR_LPTIM1EN RCC_APB1ENR_LPTIM1EN_Msk
¥RCC_IOPSMENR_IOPASMEN_Pos (0U)
¦RCC_IOPSMENR_IOPASMEN_Msk (0x1UL << RCC_IOPSMENR_IOPASMEN_Pos)
§RCC_IOPSMENR_IOPASMEN RCC_IOPSMENR_IOPASMEN_Msk
¨RCC_IOPSMENR_IOPBSMEN_Pos (1U)
©RCC_IOPSMENR_IOPBSMEN_Msk (0x1UL << RCC_IOPSMENR_IOPBSMEN_Pos)
ªRCC_IOPSMENR_IOPBSMEN RCC_IOPSMENR_IOPBSMEN_Msk
«RCC_IOPSMENR_IOPCSMEN_Pos (2U)
¬RCC_IOPSMENR_IOPCSMEN_Msk (0x1UL << RCC_IOPSMENR_IOPCSMEN_Pos)
­RCC_IOPSMENR_IOPCSMEN RCC_IOPSMENR_IOPCSMEN_Msk
®RCC_IOPSMENR_IOPDSMEN_Pos (3U)
¯RCC_IOPSMENR_IOPDSMEN_Msk (0x1UL << RCC_IOPSMENR_IOPDSMEN_Pos)
°RCC_IOPSMENR_IOPDSMEN RCC_IOPSMENR_IOPDSMEN_Msk
±RCC_IOPSMENR_IOPESMEN_Pos (4U)
²RCC_IOPSMENR_IOPESMEN_Msk (0x1UL << RCC_IOPSMENR_IOPESMEN_Pos)
³RCC_IOPSMENR_IOPESMEN RCC_IOPSMENR_IOPESMEN_Msk
´RCC_IOPSMENR_IOPHSMEN_Pos (7U)
µRCC_IOPSMENR_IOPHSMEN_Msk (0x1UL << RCC_IOPSMENR_IOPHSMEN_Pos)
¶RCC_IOPSMENR_IOPHSMEN RCC_IOPSMENR_IOPHSMEN_Msk
¹RCC_IOPSMENR_GPIOASMEN RCC_IOPSMENR_IOPASMEN
ºRCC_IOPSMENR_GPIOBSMEN RCC_IOPSMENR_IOPBSMEN
»RCC_IOPSMENR_GPIOCSMEN RCC_IOPSMENR_IOPCSMEN
¼RCC_IOPSMENR_GPIODSMEN RCC_IOPSMENR_IOPDSMEN
½RCC_IOPSMENR_GPIOESMEN RCC_IOPSMENR_IOPESMEN
¾RCC_IOPSMENR_GPIOHSMEN RCC_IOPSMENR_IOPHSMEN
ÁRCC_AHBSMENR_DMASMEN_Pos (0U)
ÂRCC_AHBSMENR_DMASMEN_Msk (0x1UL << RCC_AHBSMENR_DMASMEN_Pos)
ÃRCC_AHBSMENR_DMASMEN RCC_AHBSMENR_DMASMEN_Msk
ÄRCC_AHBSMENR_MIFSMEN_Pos (8U)
ÅRCC_AHBSMENR_MIFSMEN_Msk (0x1UL << RCC_AHBSMENR_MIFSMEN_Pos)
ÆRCC_AHBSMENR_MIFSMEN RCC_AHBSMENR_MIFSMEN_Msk
ÇRCC_AHBSMENR_SRAMSMEN_Pos (9U)
ÈRCC_AHBSMENR_SRAMSMEN_Msk (0x1UL << RCC_AHBSMENR_SRAMSMEN_Pos)
ÉRCC_AHBSMENR_SRAMSMEN RCC_AHBSMENR_SRAMSMEN_Msk
ÊRCC_AHBSMENR_CRCSMEN_Pos (12U)
ËRCC_AHBSMENR_CRCSMEN_Msk (0x1UL << RCC_AHBSMENR_CRCSMEN_Pos)
ÌRCC_AHBSMENR_CRCSMEN RCC_AHBSMENR_CRCSMEN_Msk
ÏRCC_AHBSMENR_DMA1SMEN RCC_AHBSMENR_DMASMEN
ÒRCC_APB2SMENR_SYSCFGSMEN_Pos (0U)
ÓRCC_APB2SMENR_SYSCFGSMEN_Msk (0x1UL << RCC_APB2SMENR_SYSCFGSMEN_Pos)
ÔRCC_APB2SMENR_SYSCFGSMEN RCC_APB2SMENR_SYSCFGSMEN_Msk
ÕRCC_APB2SMENR_TIM21SMEN_Pos (2U)
ÖRCC_APB2SMENR_TIM21SMEN_Msk (0x1UL << RCC_APB2SMENR_TIM21SMEN_Pos)
×RCC_APB2SMENR_TIM21SMEN RCC_APB2SMENR_TIM21SMEN_Msk
ØRCC_APB2SMENR_TIM22SMEN_Pos (5U)
ÙRCC_APB2SMENR_TIM22SMEN_Msk (0x1UL << RCC_APB2SMENR_TIM22SMEN_Pos)
ÚRCC_APB2SMENR_TIM22SMEN RCC_APB2SMENR_TIM22SMEN_Msk
ÛRCC_APB2SMENR_ADCSMEN_Pos (9U)
ÜRCC_APB2SMENR_ADCSMEN_Msk (0x1UL << RCC_APB2SMENR_ADCSMEN_Pos)
ÝRCC_APB2SMENR_ADCSMEN RCC_APB2SMENR_ADCSMEN_Msk
ÞRCC_APB2SMENR_SPI1SMEN_Pos (12U)
ßRCC_APB2SMENR_SPI1SMEN_Msk (0x1UL << RCC_APB2SMENR_SPI1SMEN_Pos)
àRCC_APB2SMENR_SPI1SMEN RCC_APB2SMENR_SPI1SMEN_Msk
áRCC_APB2SMENR_USART1SMEN_Pos (14U)
âRCC_APB2SMENR_USART1SMEN_Msk (0x1UL << RCC_APB2SMENR_USART1SMEN_Pos)
ãRCC_APB2SMENR_USART1SMEN RCC_APB2SMENR_USART1SMEN_Msk
äRCC_APB2SMENR_DBGSMEN_Pos (22U)
åRCC_APB2SMENR_DBGSMEN_Msk (0x1UL << RCC_APB2SMENR_DBGSMEN_Pos)
æRCC_APB2SMENR_DBGSMEN RCC_APB2SMENR_DBGSMEN_Msk
éRCC_APB2SMENR_ADC1SMEN RCC_APB2SMENR_ADCSMEN
êRCC_APB2SMENR_DBGMCUSMEN RCC_APB2SMENR_DBGSMEN
íRCC_APB1SMENR_TIM2SMEN_Pos (0U)
îRCC_APB1SMENR_TIM2SMEN_Msk (0x1UL << RCC_APB1SMENR_TIM2SMEN_Pos)
ïRCC_APB1SMENR_TIM2SMEN RCC_APB1SMENR_TIM2SMEN_Msk
ðRCC_APB1SMENR_TIM3SMEN_Pos (1U)
ñRCC_APB1SMENR_TIM3SMEN_Msk (0x1UL << RCC_APB1SMENR_TIM3SMEN_Pos)
òRCC_APB1SMENR_TIM3SMEN RCC_APB1SMENR_TIM3SMEN_Msk
óRCC_APB1SMENR_TIM6SMEN_Pos (4U)
ôRCC_APB1SMENR_TIM6SMEN_Msk (0x1UL << RCC_APB1SMENR_TIM6SMEN_Pos)
õRCC_APB1SMENR_TIM6SMEN RCC_APB1SMENR_TIM6SMEN_Msk
öRCC_APB1SMENR_TIM7SMEN_Pos (5U)
÷RCC_APB1SMENR_TIM7SMEN_Msk (0x1UL << RCC_APB1SMENR_TIM7SMEN_Pos)
øRCC_APB1SMENR_TIM7SMEN RCC_APB1SMENR_TIM7SMEN_Msk
ùRCC_APB1SMENR_WWDGSMEN_Pos (11U)
úRCC_APB1SMENR_WWDGSMEN_Msk (0x1UL << RCC_APB1SMENR_WWDGSMEN_Pos)
ûRCC_APB1SMENR_WWDGSMEN RCC_APB1SMENR_WWDGSMEN_Msk
üRCC_APB1SMENR_SPI2SMEN_Pos (14U)
ýRCC_APB1SMENR_SPI2SMEN_Msk (0x1UL << RCC_APB1SMENR_SPI2SMEN_Pos)
þRCC_APB1SMENR_SPI2SMEN RCC_APB1SMENR_SPI2SMEN_Msk
ÿRCC_APB1SMENR_USART2SMEN_Pos (17U)
€RCC_APB1SMENR_USART2SMEN_Msk (0x1UL << RCC_APB1SMENR_USART2SMEN_Pos)
RCC_APB1SMENR_USART2SMEN RCC_APB1SMENR_USART2SMEN_Msk
‚RCC_APB1SMENR_LPUART1SMEN_Pos (18U)
ƒRCC_APB1SMENR_LPUART1SMEN_Msk (0x1UL << RCC_APB1SMENR_LPUART1SMEN_Pos)
„RCC_APB1SMENR_LPUART1SMEN RCC_APB1SMENR_LPUART1SMEN_Msk
…RCC_APB1SMENR_USART4SMEN_Pos (19U)
†RCC_APB1SMENR_USART4SMEN_Msk (0x1UL << RCC_APB1SMENR_USART4SMEN_Pos)
‡RCC_APB1SMENR_USART4SMEN RCC_APB1SMENR_USART4SMEN_Msk
ˆRCC_APB1SMENR_USART5SMEN_Pos (20U)
‰RCC_APB1SMENR_USART5SMEN_Msk (0x1UL << RCC_APB1SMENR_USART5SMEN_Pos)
ŠRCC_APB1SMENR_USART5SMEN RCC_APB1SMENR_USART5SMEN_Msk
‹RCC_APB1SMENR_I2C1SMEN_Pos (21U)
ŒRCC_APB1SMENR_I2C1SMEN_Msk (0x1UL << RCC_APB1SMENR_I2C1SMEN_Pos)
RCC_APB1SMENR_I2C1SMEN RCC_APB1SMENR_I2C1SMEN_Msk
ŽRCC_APB1SMENR_I2C2SMEN_Pos (22U)
RCC_APB1SMENR_I2C2SMEN_Msk (0x1UL << RCC_APB1SMENR_I2C2SMEN_Pos)
RCC_APB1SMENR_I2C2SMEN RCC_APB1SMENR_I2C2SMEN_Msk
‘RCC_APB1SMENR_PWRSMEN_Pos (28U)
’RCC_APB1SMENR_PWRSMEN_Msk (0x1UL << RCC_APB1SMENR_PWRSMEN_Pos)
“RCC_APB1SMENR_PWRSMEN RCC_APB1SMENR_PWRSMEN_Msk
”RCC_APB1SMENR_I2C3SMEN_Pos (30U)
•RCC_APB1SMENR_I2C3SMEN_Msk (0x1UL << RCC_APB1SMENR_I2C3SMEN_Pos)
–RCC_APB1SMENR_I2C3SMEN RCC_APB1SMENR_I2C3SMEN_Msk
—RCC_APB1SMENR_LPTIM1SMEN_Pos (31U)
˜RCC_APB1SMENR_LPTIM1SMEN_Msk (0x1UL << RCC_APB1SMENR_LPTIM1SMEN_Pos)
™RCC_APB1SMENR_LPTIM1SMEN RCC_APB1SMENR_LPTIM1SMEN_Msk
RCC_CCIPR_USART1SEL_Pos (0U)
žRCC_CCIPR_USART1SEL_Msk (0x3UL << RCC_CCIPR_USART1SEL_Pos)
ŸRCC_CCIPR_USART1SEL RCC_CCIPR_USART1SEL_Msk
 RCC_CCIPR_USART1SEL_0 (0x1UL << RCC_CCIPR_USART1SEL_Pos)
¡RCC_CCIPR_USART1SEL_1 (0x2UL << RCC_CCIPR_USART1SEL_Pos)
¤RCC_CCIPR_USART2SEL_Pos (2U)
¥RCC_CCIPR_USART2SEL_Msk (0x3UL << RCC_CCIPR_USART2SEL_Pos)
¦RCC_CCIPR_USART2SEL RCC_CCIPR_USART2SEL_Msk
§RCC_CCIPR_USART2SEL_0 (0x1UL << RCC_CCIPR_USART2SEL_Pos)
¨RCC_CCIPR_USART2SEL_1 (0x2UL << RCC_CCIPR_USART2SEL_Pos)
«RCC_CCIPR_LPUART1SEL_Pos (10U)
¬RCC_CCIPR_LPUART1SEL_Msk (0x3UL << RCC_CCIPR_LPUART1SEL_Pos)
­RCC_CCIPR_LPUART1SEL RCC_CCIPR_LPUART1SEL_Msk
®RCC_CCIPR_LPUART1SEL_0 (0x1UL << RCC_CCIPR_LPUART1SEL_Pos)
¯RCC_CCIPR_LPUART1SEL_1 (0x2UL << RCC_CCIPR_LPUART1SEL_Pos)
²RCC_CCIPR_I2C1SEL_Pos (12U)
³RCC_CCIPR_I2C1SEL_Msk (0x3UL << RCC_CCIPR_I2C1SEL_Pos)
´RCC_CCIPR_I2C1SEL RCC_CCIPR_I2C1SEL_Msk
µRCC_CCIPR_I2C1SEL_0 (0x1UL << RCC_CCIPR_I2C1SEL_Pos)
¶RCC_CCIPR_I2C1SEL_1 (0x2UL << RCC_CCIPR_I2C1SEL_Pos)
¹RCC_CCIPR_I2C3SEL_Pos (16U)
ºRCC_CCIPR_I2C3SEL_Msk (0x3UL << RCC_CCIPR_I2C3SEL_Pos)
»RCC_CCIPR_I2C3SEL RCC_CCIPR_I2C3SEL_Msk
¼RCC_CCIPR_I2C3SEL_0 (0x1UL << RCC_CCIPR_I2C3SEL_Pos)
½RCC_CCIPR_I2C3SEL_1 (0x2UL << RCC_CCIPR_I2C3SEL_Pos)
ÀRCC_CCIPR_LPTIM1SEL_Pos (18U)
ÁRCC_CCIPR_LPTIM1SEL_Msk (0x3UL << RCC_CCIPR_LPTIM1SEL_Pos)
ÂRCC_CCIPR_LPTIM1SEL RCC_CCIPR_LPTIM1SEL_Msk
ÃRCC_CCIPR_LPTIM1SEL_0 (0x1UL << RCC_CCIPR_LPTIM1SEL_Pos)
ÄRCC_CCIPR_LPTIM1SEL_1 (0x2UL << RCC_CCIPR_LPTIM1SEL_Pos)
ÇRCC_CSR_LSION_Pos (0U)
ÈRCC_CSR_LSION_Msk (0x1UL << RCC_CSR_LSION_Pos)
ÉRCC_CSR_LSION RCC_CSR_LSION_Msk
ÊRCC_CSR_LSIRDY_Pos (1U)
ËRCC_CSR_LSIRDY_Msk (0x1UL << RCC_CSR_LSIRDY_Pos)
ÌRCC_CSR_LSIRDY RCC_CSR_LSIRDY_Msk
ÎRCC_CSR_LSEON_Pos (8U)
ÏRCC_CSR_LSEON_Msk (0x1UL << RCC_CSR_LSEON_Pos)
ÐRCC_CSR_LSEON RCC_CSR_LSEON_Msk
ÑRCC_CSR_LSERDY_Pos (9U)
ÒRCC_CSR_LSERDY_Msk (0x1UL << RCC_CSR_LSERDY_Pos)
ÓRCC_CSR_LSERDY RCC_CSR_LSERDY_Msk
ÔRCC_CSR_LSEBYP_Pos (10U)
ÕRCC_CSR_LSEBYP_Msk (0x1UL << RCC_CSR_LSEBYP_Pos)
ÖRCC_CSR_LSEBYP RCC_CSR_LSEBYP_Msk
ØRCC_CSR_LSEDRV_Pos (11U)
ÙRCC_CSR_LSEDRV_Msk (0x3UL << RCC_CSR_LSEDRV_Pos)
ÚRCC_CSR_LSEDRV RCC_CSR_LSEDRV_Msk
ÛRCC_CSR_LSEDRV_0 (0x1UL << RCC_CSR_LSEDRV_Pos)
ÜRCC_CSR_LSEDRV_1 (0x2UL << RCC_CSR_LSEDRV_Pos)
ÞRCC_CSR_LSECSSON_Pos (13U)
ßRCC_CSR_LSECSSON_Msk (0x1UL << RCC_CSR_LSECSSON_Pos)
àRCC_CSR_LSECSSON RCC_CSR_LSECSSON_Msk
áRCC_CSR_LSECSSD_Pos (14U)
âRCC_CSR_LSECSSD_Msk (0x1UL << RCC_CSR_LSECSSD_Pos)
ãRCC_CSR_LSECSSD RCC_CSR_LSECSSD_Msk
æRCC_CSR_RTCSEL_Pos (16U)
çRCC_CSR_RTCSEL_Msk (0x3UL << RCC_CSR_RTCSEL_Pos)
èRCC_CSR_RTCSEL RCC_CSR_RTCSEL_Msk
éRCC_CSR_RTCSEL_0 (0x1UL << RCC_CSR_RTCSEL_Pos)
êRCC_CSR_RTCSEL_1 (0x2UL << RCC_CSR_RTCSEL_Pos)
ìRCC_CSR_RTCSEL_NOCLOCK (0x00000000U)
íRCC_CSR_RTCSEL_LSE_Pos (16U)
îRCC_CSR_RTCSEL_LSE_Msk (0x1UL << RCC_CSR_RTCSEL_LSE_Pos)
ïRCC_CSR_RTCSEL_LSE RCC_CSR_RTCSEL_LSE_Msk
ðRCC_CSR_RTCSEL_LSI_Pos (17U)
ñRCC_CSR_RTCSEL_LSI_Msk (0x1UL << RCC_CSR_RTCSEL_LSI_Pos)
òRCC_CSR_RTCSEL_LSI RCC_CSR_RTCSEL_LSI_Msk
óRCC_CSR_RTCSEL_HSE_Pos (16U)
ôRCC_CSR_RTCSEL_HSE_Msk (0x3UL << RCC_CSR_RTCSEL_HSE_Pos)
õRCC_CSR_RTCSEL_HSE RCC_CSR_RTCSEL_HSE_Msk
÷RCC_CSR_RTCEN_Pos (18U)
øRCC_CSR_RTCEN_Msk (0x1UL << RCC_CSR_RTCEN_Pos)
ùRCC_CSR_RTCEN RCC_CSR_RTCEN_Msk
úRCC_CSR_RTCRST_Pos (19U)
ûRCC_CSR_RTCRST_Msk (0x1UL << RCC_CSR_RTCRST_Pos)
üRCC_CSR_RTCRST RCC_CSR_RTCRST_Msk
þRCC_CSR_RMVF_Pos (23U)
ÿRCC_CSR_RMVF_Msk (0x1UL << RCC_CSR_RMVF_Pos)
€ RCC_CSR_RMVF RCC_CSR_RMVF_Msk
 RCC_CSR_FWRSTF_Pos (24U)
‚ RCC_CSR_FWRSTF_Msk (0x1UL << RCC_CSR_FWRSTF_Pos)
ƒ RCC_CSR_FWRSTF RCC_CSR_FWRSTF_Msk
„ RCC_CSR_OBLRSTF_Pos (25U)
… RCC_CSR_OBLRSTF_Msk (0x1UL << RCC_CSR_OBLRSTF_Pos)
† RCC_CSR_OBLRSTF RCC_CSR_OBLRSTF_Msk
‡ RCC_CSR_PINRSTF_Pos (26U)
ˆ RCC_CSR_PINRSTF_Msk (0x1UL << RCC_CSR_PINRSTF_Pos)
‰ RCC_CSR_PINRSTF RCC_CSR_PINRSTF_Msk
Š RCC_CSR_PORRSTF_Pos (27U)
‹ RCC_CSR_PORRSTF_Msk (0x1UL << RCC_CSR_PORRSTF_Pos)
Œ RCC_CSR_PORRSTF RCC_CSR_PORRSTF_Msk
 RCC_CSR_SFTRSTF_Pos (28U)
Ž RCC_CSR_SFTRSTF_Msk (0x1UL << RCC_CSR_SFTRSTF_Pos)
 RCC_CSR_SFTRSTF RCC_CSR_SFTRSTF_Msk
 RCC_CSR_IWDGRSTF_Pos (29U)
‘ RCC_CSR_IWDGRSTF_Msk (0x1UL << RCC_CSR_IWDGRSTF_Pos)
’ RCC_CSR_IWDGRSTF RCC_CSR_IWDGRSTF_Msk
“ RCC_CSR_WWDGRSTF_Pos (30U)
” RCC_CSR_WWDGRSTF_Msk (0x1UL << RCC_CSR_WWDGRSTF_Pos)
• RCC_CSR_WWDGRSTF RCC_CSR_WWDGRSTF_Msk
– RCC_CSR_LPWRRSTF_Pos (31U)
— RCC_CSR_LPWRRSTF_Msk (0x1UL << RCC_CSR_LPWRRSTF_Pos)
˜ RCC_CSR_LPWRRSTF RCC_CSR_LPWRRSTF_Msk
› RCC_CSR_OBL RCC_CSR_OBLRSTF
¦ RTC_TAMPER1_SUPPORT 
§ RTC_TAMPER2_SUPPORT 
¨ RTC_TAMPER3_SUPPORT 
© RTC_WAKEUP_SUPPORT 
ª RTC_BACKUP_SUPPORT 
­ RTC_TR_PM_Pos (22U)
® RTC_TR_PM_Msk (0x1UL << RTC_TR_PM_Pos)
¯ RTC_TR_PM RTC_TR_PM_Msk
° RTC_TR_HT_Pos (20U)
± RTC_TR_HT_Msk (0x3UL << RTC_TR_HT_Pos)
² RTC_TR_HT RTC_TR_HT_Msk
³ RTC_TR_HT_0 (0x1UL << RTC_TR_HT_Pos)
´ RTC_TR_HT_1 (0x2UL << RTC_TR_HT_Pos)
µ RTC_TR_HU_Pos (16U)
¶ RTC_TR_HU_Msk (0xFUL << RTC_TR_HU_Pos)
· RTC_TR_HU RTC_TR_HU_Msk
¸ RTC_TR_HU_0 (0x1UL << RTC_TR_HU_Pos)
¹ RTC_TR_HU_1 (0x2UL << RTC_TR_HU_Pos)
º RTC_TR_HU_2 (0x4UL << RTC_TR_HU_Pos)
» RTC_TR_HU_3 (0x8UL << RTC_TR_HU_Pos)
¼ RTC_TR_MNT_Pos (12U)
½ RTC_TR_MNT_Msk (0x7UL << RTC_TR_MNT_Pos)
¾ RTC_TR_MNT RTC_TR_MNT_Msk
¿ RTC_TR_MNT_0 (0x1UL << RTC_TR_MNT_Pos)
À RTC_TR_MNT_1 (0x2UL << RTC_TR_MNT_Pos)
Á RTC_TR_MNT_2 (0x4UL << RTC_TR_MNT_Pos)
 RTC_TR_MNU_Pos (8U)
àRTC_TR_MNU_Msk (0xFUL << RTC_TR_MNU_Pos)
Ä RTC_TR_MNU RTC_TR_MNU_Msk
Å RTC_TR_MNU_0 (0x1UL << RTC_TR_MNU_Pos)
Æ RTC_TR_MNU_1 (0x2UL << RTC_TR_MNU_Pos)
Ç RTC_TR_MNU_2 (0x4UL << RTC_TR_MNU_Pos)
È RTC_TR_MNU_3 (0x8UL << RTC_TR_MNU_Pos)
É RTC_TR_ST_Pos (4U)
Ê RTC_TR_ST_Msk (0x7UL << RTC_TR_ST_Pos)
Ë RTC_TR_ST RTC_TR_ST_Msk
Ì RTC_TR_ST_0 (0x1UL << RTC_TR_ST_Pos)
Í RTC_TR_ST_1 (0x2UL << RTC_TR_ST_Pos)
ΠRTC_TR_ST_2 (0x4UL << RTC_TR_ST_Pos)
Ï RTC_TR_SU_Pos (0U)
РRTC_TR_SU_Msk (0xFUL << RTC_TR_SU_Pos)
Ñ RTC_TR_SU RTC_TR_SU_Msk
Ò RTC_TR_SU_0 (0x1UL << RTC_TR_SU_Pos)
Ó RTC_TR_SU_1 (0x2UL << RTC_TR_SU_Pos)
Ô RTC_TR_SU_2 (0x4UL << RTC_TR_SU_Pos)
Õ RTC_TR_SU_3 (0x8UL << RTC_TR_SU_Pos)
Ø RTC_DR_YT_Pos (20U)
Ù RTC_DR_YT_Msk (0xFUL << RTC_DR_YT_Pos)
Ú RTC_DR_YT RTC_DR_YT_Msk
Û RTC_DR_YT_0 (0x1UL << RTC_DR_YT_Pos)
Ü RTC_DR_YT_1 (0x2UL << RTC_DR_YT_Pos)
Ý RTC_DR_YT_2 (0x4UL << RTC_DR_YT_Pos)
Þ RTC_DR_YT_3 (0x8UL << RTC_DR_YT_Pos)
ß RTC_DR_YU_Pos (16U)
à RTC_DR_YU_Msk (0xFUL << RTC_DR_YU_Pos)
á RTC_DR_YU RTC_DR_YU_Msk
â RTC_DR_YU_0 (0x1UL << RTC_DR_YU_Pos)
ã RTC_DR_YU_1 (0x2UL << RTC_DR_YU_Pos)
ä RTC_DR_YU_2 (0x4UL << RTC_DR_YU_Pos)
å RTC_DR_YU_3 (0x8UL << RTC_DR_YU_Pos)
æ RTC_DR_WDU_Pos (13U)
ç RTC_DR_WDU_Msk (0x7UL << RTC_DR_WDU_Pos)
è RTC_DR_WDU RTC_DR_WDU_Msk
é RTC_DR_WDU_0 (0x1UL << RTC_DR_WDU_Pos)
ê RTC_DR_WDU_1 (0x2UL << RTC_DR_WDU_Pos)
ë RTC_DR_WDU_2 (0x4UL << RTC_DR_WDU_Pos)
ì RTC_DR_MT_Pos (12U)
í RTC_DR_MT_Msk (0x1UL << RTC_DR_MT_Pos)
î RTC_DR_MT RTC_DR_MT_Msk
ï RTC_DR_MU_Pos (8U)
ð RTC_DR_MU_Msk (0xFUL << RTC_DR_MU_Pos)
ñ RTC_DR_MU RTC_DR_MU_Msk
ò RTC_DR_MU_0 (0x1UL << RTC_DR_MU_Pos)
ó RTC_DR_MU_1 (0x2UL << RTC_DR_MU_Pos)
ô RTC_DR_MU_2 (0x4UL << RTC_DR_MU_Pos)
õ RTC_DR_MU_3 (0x8UL << RTC_DR_MU_Pos)
ö RTC_DR_DT_Pos (4U)
÷ RTC_DR_DT_Msk (0x3UL << RTC_DR_DT_Pos)
ø RTC_DR_DT RTC_DR_DT_Msk
ù RTC_DR_DT_0 (0x1UL << RTC_DR_DT_Pos)
ú RTC_DR_DT_1 (0x2UL << RTC_DR_DT_Pos)
û RTC_DR_DU_Pos (0U)
ü RTC_DR_DU_Msk (0xFUL << RTC_DR_DU_Pos)
ý RTC_DR_DU RTC_DR_DU_Msk
þ RTC_DR_DU_0 (0x1UL << RTC_DR_DU_Pos)
ÿ RTC_DR_DU_1 (0x2UL << RTC_DR_DU_Pos)
€!RTC_DR_DU_2 (0x4UL << RTC_DR_DU_Pos)
!RTC_DR_DU_3 (0x8UL << RTC_DR_DU_Pos)
„!RTC_CR_COE_Pos (23U)
…!RTC_CR_COE_Msk (0x1UL << RTC_CR_COE_Pos)
†!RTC_CR_COE RTC_CR_COE_Msk
‡!RTC_CR_OSEL_Pos (21U)
ˆ!RTC_CR_OSEL_Msk (0x3UL << RTC_CR_OSEL_Pos)
‰!RTC_CR_OSEL RTC_CR_OSEL_Msk
Š!RTC_CR_OSEL_0 (0x1UL << RTC_CR_OSEL_Pos)
‹!RTC_CR_OSEL_1 (0x2UL << RTC_CR_OSEL_Pos)
Œ!RTC_CR_POL_Pos (20U)
!RTC_CR_POL_Msk (0x1UL << RTC_CR_POL_Pos)
Ž!RTC_CR_POL RTC_CR_POL_Msk
!RTC_CR_COSEL_Pos (19U)
!RTC_CR_COSEL_Msk (0x1UL << RTC_CR_COSEL_Pos)
‘!RTC_CR_COSEL RTC_CR_COSEL_Msk
’!RTC_CR_BKP_Pos (18U)
“!RTC_CR_BKP_Msk (0x1UL << RTC_CR_BKP_Pos)
”!RTC_CR_BKP RTC_CR_BKP_Msk
•!RTC_CR_SUB1H_Pos (17U)
–!RTC_CR_SUB1H_Msk (0x1UL << RTC_CR_SUB1H_Pos)
—!RTC_CR_SUB1H RTC_CR_SUB1H_Msk
˜!RTC_CR_ADD1H_Pos (16U)
™!RTC_CR_ADD1H_Msk (0x1UL << RTC_CR_ADD1H_Pos)
š!RTC_CR_ADD1H RTC_CR_ADD1H_Msk
›!RTC_CR_TSIE_Pos (15U)
œ!RTC_CR_TSIE_Msk (0x1UL << RTC_CR_TSIE_Pos)
!RTC_CR_TSIE RTC_CR_TSIE_Msk
ž!RTC_CR_WUTIE_Pos (14U)
Ÿ!RTC_CR_WUTIE_Msk (0x1UL << RTC_CR_WUTIE_Pos)
 !RTC_CR_WUTIE RTC_CR_WUTIE_Msk
¡!RTC_CR_ALRBIE_Pos (13U)
¢!RTC_CR_ALRBIE_Msk (0x1UL << RTC_CR_ALRBIE_Pos)
£!RTC_CR_ALRBIE RTC_CR_ALRBIE_Msk
¤!RTC_CR_ALRAIE_Pos (12U)
¥!RTC_CR_ALRAIE_Msk (0x1UL << RTC_CR_ALRAIE_Pos)
¦!RTC_CR_ALRAIE RTC_CR_ALRAIE_Msk
§!RTC_CR_TSE_Pos (11U)
¨!RTC_CR_TSE_Msk (0x1UL << RTC_CR_TSE_Pos)
©!RTC_CR_TSE RTC_CR_TSE_Msk
ª!RTC_CR_WUTE_Pos (10U)
«!RTC_CR_WUTE_Msk (0x1UL << RTC_CR_WUTE_Pos)
¬!RTC_CR_WUTE RTC_CR_WUTE_Msk
­!RTC_CR_ALRBE_Pos (9U)
®!RTC_CR_ALRBE_Msk (0x1UL << RTC_CR_ALRBE_Pos)
¯!RTC_CR_ALRBE RTC_CR_ALRBE_Msk
°!RTC_CR_ALRAE_Pos (8U)
±!RTC_CR_ALRAE_Msk (0x1UL << RTC_CR_ALRAE_Pos)
²!RTC_CR_ALRAE RTC_CR_ALRAE_Msk
³!RTC_CR_FMT_Pos (6U)
´!RTC_CR_FMT_Msk (0x1UL << RTC_CR_FMT_Pos)
µ!RTC_CR_FMT RTC_CR_FMT_Msk
¶!RTC_CR_BYPSHAD_Pos (5U)
·!RTC_CR_BYPSHAD_Msk (0x1UL << RTC_CR_BYPSHAD_Pos)
¸!RTC_CR_BYPSHAD RTC_CR_BYPSHAD_Msk
¹!RTC_CR_REFCKON_Pos (4U)
º!RTC_CR_REFCKON_Msk (0x1UL << RTC_CR_REFCKON_Pos)
»!RTC_CR_REFCKON RTC_CR_REFCKON_Msk
¼!RTC_CR_TSEDGE_Pos (3U)
½!RTC_CR_TSEDGE_Msk (0x1UL << RTC_CR_TSEDGE_Pos)
¾!RTC_CR_TSEDGE RTC_CR_TSEDGE_Msk
¿!RTC_CR_WUCKSEL_Pos (0U)
À!RTC_CR_WUCKSEL_Msk (0x7UL << RTC_CR_WUCKSEL_Pos)
Á!RTC_CR_WUCKSEL RTC_CR_WUCKSEL_Msk
Â!RTC_CR_WUCKSEL_0 (0x1UL << RTC_CR_WUCKSEL_Pos)
Ã!RTC_CR_WUCKSEL_1 (0x2UL << RTC_CR_WUCKSEL_Pos)
Ä!RTC_CR_WUCKSEL_2 (0x4UL << RTC_CR_WUCKSEL_Pos)
Ç!RTC_ISR_RECALPF_Pos (16U)
È!RTC_ISR_RECALPF_Msk (0x1UL << RTC_ISR_RECALPF_Pos)
É!RTC_ISR_RECALPF RTC_ISR_RECALPF_Msk
Ê!RTC_ISR_TAMP3F_Pos (15U)
Ë!RTC_ISR_TAMP3F_Msk (0x1UL << RTC_ISR_TAMP3F_Pos)
Ì!RTC_ISR_TAMP3F RTC_ISR_TAMP3F_Msk
Í!RTC_ISR_TAMP2F_Pos (14U)
Î!RTC_ISR_TAMP2F_Msk (0x1UL << RTC_ISR_TAMP2F_Pos)
Ï!RTC_ISR_TAMP2F RTC_ISR_TAMP2F_Msk
Ð!RTC_ISR_TAMP1F_Pos (13U)
Ñ!RTC_ISR_TAMP1F_Msk (0x1UL << RTC_ISR_TAMP1F_Pos)
Ò!RTC_ISR_TAMP1F RTC_ISR_TAMP1F_Msk
Ó!RTC_ISR_TSOVF_Pos (12U)
Ô!RTC_ISR_TSOVF_Msk (0x1UL << RTC_ISR_TSOVF_Pos)
Õ!RTC_ISR_TSOVF RTC_ISR_TSOVF_Msk
Ö!RTC_ISR_TSF_Pos (11U)
×!RTC_ISR_TSF_Msk (0x1UL << RTC_ISR_TSF_Pos)
Ø!RTC_ISR_TSF RTC_ISR_TSF_Msk
Ù!RTC_ISR_WUTF_Pos (10U)
Ú!RTC_ISR_WUTF_Msk (0x1UL << RTC_ISR_WUTF_Pos)
Û!RTC_ISR_WUTF RTC_ISR_WUTF_Msk
Ü!RTC_ISR_ALRBF_Pos (9U)
Ý!RTC_ISR_ALRBF_Msk (0x1UL << RTC_ISR_ALRBF_Pos)
Þ!RTC_ISR_ALRBF RTC_ISR_ALRBF_Msk
ß!RTC_ISR_ALRAF_Pos (8U)
à!RTC_ISR_ALRAF_Msk (0x1UL << RTC_ISR_ALRAF_Pos)
á!RTC_ISR_ALRAF RTC_ISR_ALRAF_Msk
â!RTC_ISR_INIT_Pos (7U)
ã!RTC_ISR_INIT_Msk (0x1UL << RTC_ISR_INIT_Pos)
ä!RTC_ISR_INIT RTC_ISR_INIT_Msk
å!RTC_ISR_INITF_Pos (6U)
æ!RTC_ISR_INITF_Msk (0x1UL << RTC_ISR_INITF_Pos)
ç!RTC_ISR_INITF RTC_ISR_INITF_Msk
è!RTC_ISR_RSF_Pos (5U)
é!RTC_ISR_RSF_Msk (0x1UL << RTC_ISR_RSF_Pos)
ê!RTC_ISR_RSF RTC_ISR_RSF_Msk
ë!RTC_ISR_INITS_Pos (4U)
ì!RTC_ISR_INITS_Msk (0x1UL << RTC_ISR_INITS_Pos)
í!RTC_ISR_INITS RTC_ISR_INITS_Msk
î!RTC_ISR_SHPF_Pos (3U)
ï!RTC_ISR_SHPF_Msk (0x1UL << RTC_ISR_SHPF_Pos)
ð!RTC_ISR_SHPF RTC_ISR_SHPF_Msk
ñ!RTC_ISR_WUTWF_Pos (2U)
ò!RTC_ISR_WUTWF_Msk (0x1UL << RTC_ISR_WUTWF_Pos)
ó!RTC_ISR_WUTWF RTC_ISR_WUTWF_Msk
ô!RTC_ISR_ALRBWF_Pos (1U)
õ!RTC_ISR_ALRBWF_Msk (0x1UL << RTC_ISR_ALRBWF_Pos)
ö!RTC_ISR_ALRBWF RTC_ISR_ALRBWF_Msk
÷!RTC_ISR_ALRAWF_Pos (0U)
ø!RTC_ISR_ALRAWF_Msk (0x1UL << RTC_ISR_ALRAWF_Pos)
ù!RTC_ISR_ALRAWF RTC_ISR_ALRAWF_Msk
ü!RTC_PRER_PREDIV_A_Pos (16U)
ý!RTC_PRER_PREDIV_A_Msk (0x7FUL << RTC_PRER_PREDIV_A_Pos)
þ!RTC_PRER_PREDIV_A RTC_PRER_PREDIV_A_Msk
ÿ!RTC_PRER_PREDIV_S_Pos (0U)
€"RTC_PRER_PREDIV_S_Msk (0x7FFFUL << RTC_PRER_PREDIV_S_Pos)
"RTC_PRER_PREDIV_S RTC_PRER_PREDIV_S_Msk
„"RTC_WUTR_WUT_Pos (0U)
…"RTC_WUTR_WUT_Msk (0xFFFFUL << RTC_WUTR_WUT_Pos)
†"RTC_WUTR_WUT RTC_WUTR_WUT_Msk
‰"RTC_ALRMAR_MSK4_Pos (31U)
Š"RTC_ALRMAR_MSK4_Msk (0x1UL << RTC_ALRMAR_MSK4_Pos)
‹"RTC_ALRMAR_MSK4 RTC_ALRMAR_MSK4_Msk
Œ"RTC_ALRMAR_WDSEL_Pos (30U)
"RTC_ALRMAR_WDSEL_Msk (0x1UL << RTC_ALRMAR_WDSEL_Pos)
Ž"RTC_ALRMAR_WDSEL RTC_ALRMAR_WDSEL_Msk
"RTC_ALRMAR_DT_Pos (28U)
"RTC_ALRMAR_DT_Msk (0x3UL << RTC_ALRMAR_DT_Pos)
‘"RTC_ALRMAR_DT RTC_ALRMAR_DT_Msk
’"RTC_ALRMAR_DT_0 (0x1UL << RTC_ALRMAR_DT_Pos)
“"RTC_ALRMAR_DT_1 (0x2UL << RTC_ALRMAR_DT_Pos)
”"RTC_ALRMAR_DU_Pos (24U)
•"RTC_ALRMAR_DU_Msk (0xFUL << RTC_ALRMAR_DU_Pos)
–"RTC_ALRMAR_DU RTC_ALRMAR_DU_Msk
—"RTC_ALRMAR_DU_0 (0x1UL << RTC_ALRMAR_DU_Pos)
˜"RTC_ALRMAR_DU_1 (0x2UL << RTC_ALRMAR_DU_Pos)
™"RTC_ALRMAR_DU_2 (0x4UL << RTC_ALRMAR_DU_Pos)
š"RTC_ALRMAR_DU_3 (0x8UL << RTC_ALRMAR_DU_Pos)
›"RTC_ALRMAR_MSK3_Pos (23U)
œ"RTC_ALRMAR_MSK3_Msk (0x1UL << RTC_ALRMAR_MSK3_Pos)
"RTC_ALRMAR_MSK3 RTC_ALRMAR_MSK3_Msk
ž"RTC_ALRMAR_PM_Pos (22U)
Ÿ"RTC_ALRMAR_PM_Msk (0x1UL << RTC_ALRMAR_PM_Pos)
 "RTC_ALRMAR_PM RTC_ALRMAR_PM_Msk
¡"RTC_ALRMAR_HT_Pos (20U)
¢"RTC_ALRMAR_HT_Msk (0x3UL << RTC_ALRMAR_HT_Pos)
£"RTC_ALRMAR_HT RTC_ALRMAR_HT_Msk
¤"RTC_ALRMAR_HT_0 (0x1UL << RTC_ALRMAR_HT_Pos)
¥"RTC_ALRMAR_HT_1 (0x2UL << RTC_ALRMAR_HT_Pos)
¦"RTC_ALRMAR_HU_Pos (16U)
§"RTC_ALRMAR_HU_Msk (0xFUL << RTC_ALRMAR_HU_Pos)
¨"RTC_ALRMAR_HU RTC_ALRMAR_HU_Msk
©"RTC_ALRMAR_HU_0 (0x1UL << RTC_ALRMAR_HU_Pos)
ª"RTC_ALRMAR_HU_1 (0x2UL << RTC_ALRMAR_HU_Pos)
«"RTC_ALRMAR_HU_2 (0x4UL << RTC_ALRMAR_HU_Pos)
¬"RTC_ALRMAR_HU_3 (0x8UL << RTC_ALRMAR_HU_Pos)
­"RTC_ALRMAR_MSK2_Pos (15U)
®"RTC_ALRMAR_MSK2_Msk (0x1UL << RTC_ALRMAR_MSK2_Pos)
¯"RTC_ALRMAR_MSK2 RTC_ALRMAR_MSK2_Msk
°"RTC_ALRMAR_MNT_Pos (12U)
±"RTC_ALRMAR_MNT_Msk (0x7UL << RTC_ALRMAR_MNT_Pos)
²"RTC_ALRMAR_MNT RTC_ALRMAR_MNT_Msk
³"RTC_ALRMAR_MNT_0 (0x1UL << RTC_ALRMAR_MNT_Pos)
´"RTC_ALRMAR_MNT_1 (0x2UL << RTC_ALRMAR_MNT_Pos)
µ"RTC_ALRMAR_MNT_2 (0x4UL << RTC_ALRMAR_MNT_Pos)
¶"RTC_ALRMAR_MNU_Pos (8U)
·"RTC_ALRMAR_MNU_Msk (0xFUL << RTC_ALRMAR_MNU_Pos)
¸"RTC_ALRMAR_MNU RTC_ALRMAR_MNU_Msk
¹"RTC_ALRMAR_MNU_0 (0x1UL << RTC_ALRMAR_MNU_Pos)
º"RTC_ALRMAR_MNU_1 (0x2UL << RTC_ALRMAR_MNU_Pos)
»"RTC_ALRMAR_MNU_2 (0x4UL << RTC_ALRMAR_MNU_Pos)
¼"RTC_ALRMAR_MNU_3 (0x8UL << RTC_ALRMAR_MNU_Pos)
½"RTC_ALRMAR_MSK1_Pos (7U)
¾"RTC_ALRMAR_MSK1_Msk (0x1UL << RTC_ALRMAR_MSK1_Pos)
¿"RTC_ALRMAR_MSK1 RTC_ALRMAR_MSK1_Msk
À"RTC_ALRMAR_ST_Pos (4U)
Á"RTC_ALRMAR_ST_Msk (0x7UL << RTC_ALRMAR_ST_Pos)
Â"RTC_ALRMAR_ST RTC_ALRMAR_ST_Msk
Ã"RTC_ALRMAR_ST_0 (0x1UL << RTC_ALRMAR_ST_Pos)
Ä"RTC_ALRMAR_ST_1 (0x2UL << RTC_ALRMAR_ST_Pos)
Å"RTC_ALRMAR_ST_2 (0x4UL << RTC_ALRMAR_ST_Pos)
Æ"RTC_ALRMAR_SU_Pos (0U)
Ç"RTC_ALRMAR_SU_Msk (0xFUL << RTC_ALRMAR_SU_Pos)
È"RTC_ALRMAR_SU RTC_ALRMAR_SU_Msk
É"RTC_ALRMAR_SU_0 (0x1UL << RTC_ALRMAR_SU_Pos)
Ê"RTC_ALRMAR_SU_1 (0x2UL << RTC_ALRMAR_SU_Pos)
Ë"RTC_ALRMAR_SU_2 (0x4UL << RTC_ALRMAR_SU_Pos)
Ì"RTC_ALRMAR_SU_3 (0x8UL << RTC_ALRMAR_SU_Pos)
Ï"RTC_ALRMBR_MSK4_Pos (31U)
Ð"RTC_ALRMBR_MSK4_Msk (0x1UL << RTC_ALRMBR_MSK4_Pos)
Ñ"RTC_ALRMBR_MSK4 RTC_ALRMBR_MSK4_Msk
Ò"RTC_ALRMBR_WDSEL_Pos (30U)
Ó"RTC_ALRMBR_WDSEL_Msk (0x1UL << RTC_ALRMBR_WDSEL_Pos)
Ô"RTC_ALRMBR_WDSEL RTC_ALRMBR_WDSEL_Msk
Õ"RTC_ALRMBR_DT_Pos (28U)
Ö"RTC_ALRMBR_DT_Msk (0x3UL << RTC_ALRMBR_DT_Pos)
×"RTC_ALRMBR_DT RTC_ALRMBR_DT_Msk
Ø"RTC_ALRMBR_DT_0 (0x1UL << RTC_ALRMBR_DT_Pos)
Ù"RTC_ALRMBR_DT_1 (0x2UL << RTC_ALRMBR_DT_Pos)
Ú"RTC_ALRMBR_DU_Pos (24U)
Û"RTC_ALRMBR_DU_Msk (0xFUL << RTC_ALRMBR_DU_Pos)
Ü"RTC_ALRMBR_DU RTC_ALRMBR_DU_Msk
Ý"RTC_ALRMBR_DU_0 (0x1UL << RTC_ALRMBR_DU_Pos)
Þ"RTC_ALRMBR_DU_1 (0x2UL << RTC_ALRMBR_DU_Pos)
ß"RTC_ALRMBR_DU_2 (0x4UL << RTC_ALRMBR_DU_Pos)
à"RTC_ALRMBR_DU_3 (0x8UL << RTC_ALRMBR_DU_Pos)
á"RTC_ALRMBR_MSK3_Pos (23U)
â"RTC_ALRMBR_MSK3_Msk (0x1UL << RTC_ALRMBR_MSK3_Pos)
ã"RTC_ALRMBR_MSK3 RTC_ALRMBR_MSK3_Msk
ä"RTC_ALRMBR_PM_Pos (22U)
å"RTC_ALRMBR_PM_Msk (0x1UL << RTC_ALRMBR_PM_Pos)
æ"RTC_ALRMBR_PM RTC_ALRMBR_PM_Msk
ç"RTC_ALRMBR_HT_Pos (20U)
è"RTC_ALRMBR_HT_Msk (0x3UL << RTC_ALRMBR_HT_Pos)
é"RTC_ALRMBR_HT RTC_ALRMBR_HT_Msk
ê"RTC_ALRMBR_HT_0 (0x1UL << RTC_ALRMBR_HT_Pos)
ë"RTC_ALRMBR_HT_1 (0x2UL << RTC_ALRMBR_HT_Pos)
ì"RTC_ALRMBR_HU_Pos (16U)
í"RTC_ALRMBR_HU_Msk (0xFUL << RTC_ALRMBR_HU_Pos)
î"RTC_ALRMBR_HU RTC_ALRMBR_HU_Msk
ï"RTC_ALRMBR_HU_0 (0x1UL << RTC_ALRMBR_HU_Pos)
ð"RTC_ALRMBR_HU_1 (0x2UL << RTC_ALRMBR_HU_Pos)
ñ"RTC_ALRMBR_HU_2 (0x4UL << RTC_ALRMBR_HU_Pos)
ò"RTC_ALRMBR_HU_3 (0x8UL << RTC_ALRMBR_HU_Pos)
ó"RTC_ALRMBR_MSK2_Pos (15U)
ô"RTC_ALRMBR_MSK2_Msk (0x1UL << RTC_ALRMBR_MSK2_Pos)
õ"RTC_ALRMBR_MSK2 RTC_ALRMBR_MSK2_Msk
ö"RTC_ALRMBR_MNT_Pos (12U)
÷"RTC_ALRMBR_MNT_Msk (0x7UL << RTC_ALRMBR_MNT_Pos)
ø"RTC_ALRMBR_MNT RTC_ALRMBR_MNT_Msk
ù"RTC_ALRMBR_MNT_0 (0x1UL << RTC_ALRMBR_MNT_Pos)
ú"RTC_ALRMBR_MNT_1 (0x2UL << RTC_ALRMBR_MNT_Pos)
û"RTC_ALRMBR_MNT_2 (0x4UL << RTC_ALRMBR_MNT_Pos)
ü"RTC_ALRMBR_MNU_Pos (8U)
ý"RTC_ALRMBR_MNU_Msk (0xFUL << RTC_ALRMBR_MNU_Pos)
þ"RTC_ALRMBR_MNU RTC_ALRMBR_MNU_Msk
ÿ"RTC_ALRMBR_MNU_0 (0x1UL << RTC_ALRMBR_MNU_Pos)
€#RTC_ALRMBR_MNU_1 (0x2UL << RTC_ALRMBR_MNU_Pos)
#RTC_ALRMBR_MNU_2 (0x4UL << RTC_ALRMBR_MNU_Pos)
‚#RTC_ALRMBR_MNU_3 (0x8UL << RTC_ALRMBR_MNU_Pos)
ƒ#RTC_ALRMBR_MSK1_Pos (7U)
„#RTC_ALRMBR_MSK1_Msk (0x1UL << RTC_ALRMBR_MSK1_Pos)
…#RTC_ALRMBR_MSK1 RTC_ALRMBR_MSK1_Msk
†#RTC_ALRMBR_ST_Pos (4U)
‡#RTC_ALRMBR_ST_Msk (0x7UL << RTC_ALRMBR_ST_Pos)
ˆ#RTC_ALRMBR_ST RTC_ALRMBR_ST_Msk
‰#RTC_ALRMBR_ST_0 (0x1UL << RTC_ALRMBR_ST_Pos)
Š#RTC_ALRMBR_ST_1 (0x2UL << RTC_ALRMBR_ST_Pos)
‹#RTC_ALRMBR_ST_2 (0x4UL << RTC_ALRMBR_ST_Pos)
Œ#RTC_ALRMBR_SU_Pos (0U)
#RTC_ALRMBR_SU_Msk (0xFUL << RTC_ALRMBR_SU_Pos)
Ž#RTC_ALRMBR_SU RTC_ALRMBR_SU_Msk
#RTC_ALRMBR_SU_0 (0x1UL << RTC_ALRMBR_SU_Pos)
#RTC_ALRMBR_SU_1 (0x2UL << RTC_ALRMBR_SU_Pos)
‘#RTC_ALRMBR_SU_2 (0x4UL << RTC_ALRMBR_SU_Pos)
’#RTC_ALRMBR_SU_3 (0x8UL << RTC_ALRMBR_SU_Pos)
•#RTC_WPR_KEY_Pos (0U)
–#RTC_WPR_KEY_Msk (0xFFUL << RTC_WPR_KEY_Pos)
—#RTC_WPR_KEY RTC_WPR_KEY_Msk
š#RTC_SSR_SS_Pos (0U)
›#RTC_SSR_SS_Msk (0xFFFFUL << RTC_SSR_SS_Pos)
œ#RTC_SSR_SS RTC_SSR_SS_Msk
Ÿ#RTC_SHIFTR_SUBFS_Pos (0U)
 #RTC_SHIFTR_SUBFS_Msk (0x7FFFUL << RTC_SHIFTR_SUBFS_Pos)
¡#RTC_SHIFTR_SUBFS RTC_SHIFTR_SUBFS_Msk
¢#RTC_SHIFTR_ADD1S_Pos (31U)
£#RTC_SHIFTR_ADD1S_Msk (0x1UL << RTC_SHIFTR_ADD1S_Pos)
¤#RTC_SHIFTR_ADD1S RTC_SHIFTR_ADD1S_Msk
§#RTC_TSTR_PM_Pos (22U)
¨#RTC_TSTR_PM_Msk (0x1UL << RTC_TSTR_PM_Pos)
©#RTC_TSTR_PM RTC_TSTR_PM_Msk
ª#RTC_TSTR_HT_Pos (20U)
«#RTC_TSTR_HT_Msk (0x3UL << RTC_TSTR_HT_Pos)
¬#RTC_TSTR_HT RTC_TSTR_HT_Msk
­#RTC_TSTR_HT_0 (0x1UL << RTC_TSTR_HT_Pos)
®#RTC_TSTR_HT_1 (0x2UL << RTC_TSTR_HT_Pos)
¯#RTC_TSTR_HU_Pos (16U)
°#RTC_TSTR_HU_Msk (0xFUL << RTC_TSTR_HU_Pos)
±#RTC_TSTR_HU RTC_TSTR_HU_Msk
²#RTC_TSTR_HU_0 (0x1UL << RTC_TSTR_HU_Pos)
³#RTC_TSTR_HU_1 (0x2UL << RTC_TSTR_HU_Pos)
´#RTC_TSTR_HU_2 (0x4UL << RTC_TSTR_HU_Pos)
µ#RTC_TSTR_HU_3 (0x8UL << RTC_TSTR_HU_Pos)
¶#RTC_TSTR_MNT_Pos (12U)
·#RTC_TSTR_MNT_Msk (0x7UL << RTC_TSTR_MNT_Pos)
¸#RTC_TSTR_MNT RTC_TSTR_MNT_Msk
¹#RTC_TSTR_MNT_0 (0x1UL << RTC_TSTR_MNT_Pos)
º#RTC_TSTR_MNT_1 (0x2UL << RTC_TSTR_MNT_Pos)
»#RTC_TSTR_MNT_2 (0x4UL << RTC_TSTR_MNT_Pos)
¼#RTC_TSTR_MNU_Pos (8U)
½#RTC_TSTR_MNU_Msk (0xFUL << RTC_TSTR_MNU_Pos)
¾#RTC_TSTR_MNU RTC_TSTR_MNU_Msk
¿#RTC_TSTR_MNU_0 (0x1UL << RTC_TSTR_MNU_Pos)
À#RTC_TSTR_MNU_1 (0x2UL << RTC_TSTR_MNU_Pos)
Á#RTC_TSTR_MNU_2 (0x4UL << RTC_TSTR_MNU_Pos)
Â#RTC_TSTR_MNU_3 (0x8UL << RTC_TSTR_MNU_Pos)
Ã#RTC_TSTR_ST_Pos (4U)
Ä#RTC_TSTR_ST_Msk (0x7UL << RTC_TSTR_ST_Pos)
Å#RTC_TSTR_ST RTC_TSTR_ST_Msk
Æ#RTC_TSTR_ST_0 (0x1UL << RTC_TSTR_ST_Pos)
Ç#RTC_TSTR_ST_1 (0x2UL << RTC_TSTR_ST_Pos)
È#RTC_TSTR_ST_2 (0x4UL << RTC_TSTR_ST_Pos)
É#RTC_TSTR_SU_Pos (0U)
Ê#RTC_TSTR_SU_Msk (0xFUL << RTC_TSTR_SU_Pos)
Ë#RTC_TSTR_SU RTC_TSTR_SU_Msk
Ì#RTC_TSTR_SU_0 (0x1UL << RTC_TSTR_SU_Pos)
Í#RTC_TSTR_SU_1 (0x2UL << RTC_TSTR_SU_Pos)
Î#RTC_TSTR_SU_2 (0x4UL << RTC_TSTR_SU_Pos)
Ï#RTC_TSTR_SU_3 (0x8UL << RTC_TSTR_SU_Pos)
Ò#RTC_TSDR_WDU_Pos (13U)
Ó#RTC_TSDR_WDU_Msk (0x7UL << RTC_TSDR_WDU_Pos)
Ô#RTC_TSDR_WDU RTC_TSDR_WDU_Msk
Õ#RTC_TSDR_WDU_0 (0x1UL << RTC_TSDR_WDU_Pos)
Ö#RTC_TSDR_WDU_1 (0x2UL << RTC_TSDR_WDU_Pos)
×#RTC_TSDR_WDU_2 (0x4UL << RTC_TSDR_WDU_Pos)
Ø#RTC_TSDR_MT_Pos (12U)
Ù#RTC_TSDR_MT_Msk (0x1UL << RTC_TSDR_MT_Pos)
Ú#RTC_TSDR_MT RTC_TSDR_MT_Msk
Û#RTC_TSDR_MU_Pos (8U)
Ü#RTC_TSDR_MU_Msk (0xFUL << RTC_TSDR_MU_Pos)
Ý#RTC_TSDR_MU RTC_TSDR_MU_Msk
Þ#RTC_TSDR_MU_0 (0x1UL << RTC_TSDR_MU_Pos)
ß#RTC_TSDR_MU_1 (0x2UL << RTC_TSDR_MU_Pos)
à#RTC_TSDR_MU_2 (0x4UL << RTC_TSDR_MU_Pos)
á#RTC_TSDR_MU_3 (0x8UL << RTC_TSDR_MU_Pos)
â#RTC_TSDR_DT_Pos (4U)
ã#RTC_TSDR_DT_Msk (0x3UL << RTC_TSDR_DT_Pos)
ä#RTC_TSDR_DT RTC_TSDR_DT_Msk
å#RTC_TSDR_DT_0 (0x1UL << RTC_TSDR_DT_Pos)
æ#RTC_TSDR_DT_1 (0x2UL << RTC_TSDR_DT_Pos)
ç#RTC_TSDR_DU_Pos (0U)
è#RTC_TSDR_DU_Msk (0xFUL << RTC_TSDR_DU_Pos)
é#RTC_TSDR_DU RTC_TSDR_DU_Msk
ê#RTC_TSDR_DU_0 (0x1UL << RTC_TSDR_DU_Pos)
ë#RTC_TSDR_DU_1 (0x2UL << RTC_TSDR_DU_Pos)
ì#RTC_TSDR_DU_2 (0x4UL << RTC_TSDR_DU_Pos)
í#RTC_TSDR_DU_3 (0x8UL << RTC_TSDR_DU_Pos)
ð#RTC_TSSSR_SS_Pos (0U)
ñ#RTC_TSSSR_SS_Msk (0xFFFFUL << RTC_TSSSR_SS_Pos)
ò#RTC_TSSSR_SS RTC_TSSSR_SS_Msk
õ#RTC_CALR_CALP_Pos (15U)
ö#RTC_CALR_CALP_Msk (0x1UL << RTC_CALR_CALP_Pos)
÷#RTC_CALR_CALP RTC_CALR_CALP_Msk
ø#RTC_CALR_CALW8_Pos (14U)
ù#RTC_CALR_CALW8_Msk (0x1UL << RTC_CALR_CALW8_Pos)
ú#RTC_CALR_CALW8 RTC_CALR_CALW8_Msk
û#RTC_CALR_CALW16_Pos (13U)
ü#RTC_CALR_CALW16_Msk (0x1UL << RTC_CALR_CALW16_Pos)
ý#RTC_CALR_CALW16 RTC_CALR_CALW16_Msk
þ#RTC_CALR_CALM_Pos (0U)
ÿ#RTC_CALR_CALM_Msk (0x1FFUL << RTC_CALR_CALM_Pos)
€$RTC_CALR_CALM RTC_CALR_CALM_Msk
$RTC_CALR_CALM_0 (0x001UL << RTC_CALR_CALM_Pos)
‚$RTC_CALR_CALM_1 (0x002UL << RTC_CALR_CALM_Pos)
ƒ$RTC_CALR_CALM_2 (0x004UL << RTC_CALR_CALM_Pos)
„$RTC_CALR_CALM_3 (0x008UL << RTC_CALR_CALM_Pos)
…$RTC_CALR_CALM_4 (0x010UL << RTC_CALR_CALM_Pos)
†$RTC_CALR_CALM_5 (0x020UL << RTC_CALR_CALM_Pos)
‡$RTC_CALR_CALM_6 (0x040UL << RTC_CALR_CALM_Pos)
ˆ$RTC_CALR_CALM_7 (0x080UL << RTC_CALR_CALM_Pos)
‰$RTC_CALR_CALM_8 (0x100UL << RTC_CALR_CALM_Pos)
Œ$RTC_CAL_CALP RTC_CALR_CALP
$RTC_CAL_CALW8 RTC_CALR_CALW8
Ž$RTC_CAL_CALW16 RTC_CALR_CALW16
$RTC_CAL_CALM RTC_CALR_CALM
$RTC_CAL_CALM_0 RTC_CALR_CALM_0
‘$RTC_CAL_CALM_1 RTC_CALR_CALM_1
’$RTC_CAL_CALM_2 RTC_CALR_CALM_2
“$RTC_CAL_CALM_3 RTC_CALR_CALM_3
”$RTC_CAL_CALM_4 RTC_CALR_CALM_4
•$RTC_CAL_CALM_5 RTC_CALR_CALM_5
–$RTC_CAL_CALM_6 RTC_CALR_CALM_6
—$RTC_CAL_CALM_7 RTC_CALR_CALM_7
˜$RTC_CAL_CALM_8 RTC_CALR_CALM_8
›$RTC_TAMPCR_TAMP3MF_Pos (24U)
œ$RTC_TAMPCR_TAMP3MF_Msk (0x1UL << RTC_TAMPCR_TAMP3MF_Pos)
$RTC_TAMPCR_TAMP3MF RTC_TAMPCR_TAMP3MF_Msk
ž$RTC_TAMPCR_TAMP3NOERASE_Pos (23U)
Ÿ$RTC_TAMPCR_TAMP3NOERASE_Msk (0x1UL << RTC_TAMPCR_TAMP3NOERASE_Pos)
 $RTC_TAMPCR_TAMP3NOERASE RTC_TAMPCR_TAMP3NOERASE_Msk
¡$RTC_TAMPCR_TAMP3IE_Pos (22U)
¢$RTC_TAMPCR_TAMP3IE_Msk (0x1UL << RTC_TAMPCR_TAMP3IE_Pos)
£$RTC_TAMPCR_TAMP3IE RTC_TAMPCR_TAMP3IE_Msk
¤$RTC_TAMPCR_TAMP2MF_Pos (21U)
¥$RTC_TAMPCR_TAMP2MF_Msk (0x1UL << RTC_TAMPCR_TAMP2MF_Pos)
¦$RTC_TAMPCR_TAMP2MF RTC_TAMPCR_TAMP2MF_Msk
§$RTC_TAMPCR_TAMP2NOERASE_Pos (20U)
¨$RTC_TAMPCR_TAMP2NOERASE_Msk (0x1UL << RTC_TAMPCR_TAMP2NOERASE_Pos)
©$RTC_TAMPCR_TAMP2NOERASE RTC_TAMPCR_TAMP2NOERASE_Msk
ª$RTC_TAMPCR_TAMP2IE_Pos (19U)
«$RTC_TAMPCR_TAMP2IE_Msk (0x1UL << RTC_TAMPCR_TAMP2IE_Pos)
¬$RTC_TAMPCR_TAMP2IE RTC_TAMPCR_TAMP2IE_Msk
­$RTC_TAMPCR_TAMP1MF_Pos (18U)
®$RTC_TAMPCR_TAMP1MF_Msk (0x1UL << RTC_TAMPCR_TAMP1MF_Pos)
¯$RTC_TAMPCR_TAMP1MF RTC_TAMPCR_TAMP1MF_Msk
°$RTC_TAMPCR_TAMP1NOERASE_Pos (17U)
±$RTC_TAMPCR_TAMP1NOERASE_Msk (0x1UL << RTC_TAMPCR_TAMP1NOERASE_Pos)
²$RTC_TAMPCR_TAMP1NOERASE RTC_TAMPCR_TAMP1NOERASE_Msk
³$RTC_TAMPCR_TAMP1IE_Pos (16U)
´$RTC_TAMPCR_TAMP1IE_Msk (0x1UL << RTC_TAMPCR_TAMP1IE_Pos)
µ$RTC_TAMPCR_TAMP1IE RTC_TAMPCR_TAMP1IE_Msk
¶$RTC_TAMPCR_TAMPPUDIS_Pos (15U)
·$RTC_TAMPCR_TAMPPUDIS_Msk (0x1UL << RTC_TAMPCR_TAMPPUDIS_Pos)
¸$RTC_TAMPCR_TAMPPUDIS RTC_TAMPCR_TAMPPUDIS_Msk
¹$RTC_TAMPCR_TAMPPRCH_Pos (13U)
º$RTC_TAMPCR_TAMPPRCH_Msk (0x3UL << RTC_TAMPCR_TAMPPRCH_Pos)
»$RTC_TAMPCR_TAMPPRCH RTC_TAMPCR_TAMPPRCH_Msk
¼$RTC_TAMPCR_TAMPPRCH_0 (0x1UL << RTC_TAMPCR_TAMPPRCH_Pos)
½$RTC_TAMPCR_TAMPPRCH_1 (0x2UL << RTC_TAMPCR_TAMPPRCH_Pos)
¾$RTC_TAMPCR_TAMPFLT_Pos (11U)
¿$RTC_TAMPCR_TAMPFLT_Msk (0x3UL << RTC_TAMPCR_TAMPFLT_Pos)
À$RTC_TAMPCR_TAMPFLT RTC_TAMPCR_TAMPFLT_Msk
Á$RTC_TAMPCR_TAMPFLT_0 (0x1UL << RTC_TAMPCR_TAMPFLT_Pos)
Â$RTC_TAMPCR_TAMPFLT_1 (0x2UL << RTC_TAMPCR_TAMPFLT_Pos)
Ã$RTC_TAMPCR_TAMPFREQ_Pos (8U)
Ä$RTC_TAMPCR_TAMPFREQ_Msk (0x7UL << RTC_TAMPCR_TAMPFREQ_Pos)
Å$RTC_TAMPCR_TAMPFREQ RTC_TAMPCR_TAMPFREQ_Msk
Æ$RTC_TAMPCR_TAMPFREQ_0 (0x1UL << RTC_TAMPCR_TAMPFREQ_Pos)
Ç$RTC_TAMPCR_TAMPFREQ_1 (0x2UL << RTC_TAMPCR_TAMPFREQ_Pos)
È$RTC_TAMPCR_TAMPFREQ_2 (0x4UL << RTC_TAMPCR_TAMPFREQ_Pos)
É$RTC_TAMPCR_TAMPTS_Pos (7U)
Ê$RTC_TAMPCR_TAMPTS_Msk (0x1UL << RTC_TAMPCR_TAMPTS_Pos)
Ë$RTC_TAMPCR_TAMPTS RTC_TAMPCR_TAMPTS_Msk
Ì$RTC_TAMPCR_TAMP3TRG_Pos (6U)
Í$RTC_TAMPCR_TAMP3TRG_Msk (0x1UL << RTC_TAMPCR_TAMP3TRG_Pos)
Î$RTC_TAMPCR_TAMP3TRG RTC_TAMPCR_TAMP3TRG_Msk
Ï$RTC_TAMPCR_TAMP3E_Pos (5U)
Ð$RTC_TAMPCR_TAMP3E_Msk (0x1UL << RTC_TAMPCR_TAMP3E_Pos)
Ñ$RTC_TAMPCR_TAMP3E RTC_TAMPCR_TAMP3E_Msk
Ò$RTC_TAMPCR_TAMP2TRG_Pos (4U)
Ó$RTC_TAMPCR_TAMP2TRG_Msk (0x1UL << RTC_TAMPCR_TAMP2TRG_Pos)
Ô$RTC_TAMPCR_TAMP2TRG RTC_TAMPCR_TAMP2TRG_Msk
Õ$RTC_TAMPCR_TAMP2E_Pos (3U)
Ö$RTC_TAMPCR_TAMP2E_Msk (0x1UL << RTC_TAMPCR_TAMP2E_Pos)
×$RTC_TAMPCR_TAMP2E RTC_TAMPCR_TAMP2E_Msk
Ø$RTC_TAMPCR_TAMPIE_Pos (2U)
Ù$RTC_TAMPCR_TAMPIE_Msk (0x1UL << RTC_TAMPCR_TAMPIE_Pos)
Ú$RTC_TAMPCR_TAMPIE RTC_TAMPCR_TAMPIE_Msk
Û$RTC_TAMPCR_TAMP1TRG_Pos (1U)
Ü$RTC_TAMPCR_TAMP1TRG_Msk (0x1UL << RTC_TAMPCR_TAMP1TRG_Pos)
Ý$RTC_TAMPCR_TAMP1TRG RTC_TAMPCR_TAMP1TRG_Msk
Þ$RTC_TAMPCR_TAMP1E_Pos (0U)
ß$RTC_TAMPCR_TAMP1E_Msk (0x1UL << RTC_TAMPCR_TAMP1E_Pos)
à$RTC_TAMPCR_TAMP1E RTC_TAMPCR_TAMP1E_Msk
ã$RTC_ALRMASSR_MASKSS_Pos (24U)
ä$RTC_ALRMASSR_MASKSS_Msk (0xFUL << RTC_ALRMASSR_MASKSS_Pos)
å$RTC_ALRMASSR_MASKSS RTC_ALRMASSR_MASKSS_Msk
æ$RTC_ALRMASSR_MASKSS_0 (0x1UL << RTC_ALRMASSR_MASKSS_Pos)
ç$RTC_ALRMASSR_MASKSS_1 (0x2UL << RTC_ALRMASSR_MASKSS_Pos)
è$RTC_ALRMASSR_MASKSS_2 (0x4UL << RTC_ALRMASSR_MASKSS_Pos)
é$RTC_ALRMASSR_MASKSS_3 (0x8UL << RTC_ALRMASSR_MASKSS_Pos)
ê$RTC_ALRMASSR_SS_Pos (0U)
ë$RTC_ALRMASSR_SS_Msk (0x7FFFUL << RTC_ALRMASSR_SS_Pos)
ì$RTC_ALRMASSR_SS RTC_ALRMASSR_SS_Msk
ï$RTC_ALRMBSSR_MASKSS_Pos (24U)
ð$RTC_ALRMBSSR_MASKSS_Msk (0xFUL << RTC_ALRMBSSR_MASKSS_Pos)
ñ$RTC_ALRMBSSR_MASKSS RTC_ALRMBSSR_MASKSS_Msk
ò$RTC_ALRMBSSR_MASKSS_0 (0x1UL << RTC_ALRMBSSR_MASKSS_Pos)
ó$RTC_ALRMBSSR_MASKSS_1 (0x2UL << RTC_ALRMBSSR_MASKSS_Pos)
ô$RTC_ALRMBSSR_MASKSS_2 (0x4UL << RTC_ALRMBSSR_MASKSS_Pos)
õ$RTC_ALRMBSSR_MASKSS_3 (0x8UL << RTC_ALRMBSSR_MASKSS_Pos)
ö$RTC_ALRMBSSR_SS_Pos (0U)
÷$RTC_ALRMBSSR_SS_Msk (0x7FFFUL << RTC_ALRMBSSR_SS_Pos)
ø$RTC_ALRMBSSR_SS RTC_ALRMBSSR_SS_Msk
û$RTC_OR_OUT_RMP_Pos (1U)
ü$RTC_OR_OUT_RMP_Msk (0x1UL << RTC_OR_OUT_RMP_Pos)
ý$RTC_OR_OUT_RMP RTC_OR_OUT_RMP_Msk
þ$RTC_OR_ALARMOUTTYPE_Pos (0U)
ÿ$RTC_OR_ALARMOUTTYPE_Msk (0x1UL << RTC_OR_ALARMOUTTYPE_Pos)
€%RTC_OR_ALARMOUTTYPE RTC_OR_ALARMOUTTYPE_Msk
ƒ%RTC_OR_RTC_OUT_RMP RTC_OR_OUT_RMP
†%RTC_BKP0R_Pos (0U)
‡%RTC_BKP0R_Msk (0xFFFFFFFFUL << RTC_BKP0R_Pos)
ˆ%RTC_BKP0R RTC_BKP0R_Msk
‹%RTC_BKP1R_Pos (0U)
Œ%RTC_BKP1R_Msk (0xFFFFFFFFUL << RTC_BKP1R_Pos)
%RTC_BKP1R RTC_BKP1R_Msk
%RTC_BKP2R_Pos (0U)
‘%RTC_BKP2R_Msk (0xFFFFFFFFUL << RTC_BKP2R_Pos)
’%RTC_BKP2R RTC_BKP2R_Msk
•%RTC_BKP3R_Pos (0U)
–%RTC_BKP3R_Msk (0xFFFFFFFFUL << RTC_BKP3R_Pos)
—%RTC_BKP3R RTC_BKP3R_Msk
š%RTC_BKP4R_Pos (0U)
›%RTC_BKP4R_Msk (0xFFFFFFFFUL << RTC_BKP4R_Pos)
œ%RTC_BKP4R RTC_BKP4R_Msk
Ÿ%RTC_BKP_NUMBER (0x00000005U)
ª%SPI_I2S_SUPPORT 
­%SPI_CR1_CPHA_Pos (0U)
®%SPI_CR1_CPHA_Msk (0x1UL << SPI_CR1_CPHA_Pos)
¯%SPI_CR1_CPHA SPI_CR1_CPHA_Msk
°%SPI_CR1_CPOL_Pos (1U)
±%SPI_CR1_CPOL_Msk (0x1UL << SPI_CR1_CPOL_Pos)
²%SPI_CR1_CPOL SPI_CR1_CPOL_Msk
³%SPI_CR1_MSTR_Pos (2U)
´%SPI_CR1_MSTR_Msk (0x1UL << SPI_CR1_MSTR_Pos)
µ%SPI_CR1_MSTR SPI_CR1_MSTR_Msk
¶%SPI_CR1_BR_Pos (3U)
·%SPI_CR1_BR_Msk (0x7UL << SPI_CR1_BR_Pos)
¸%SPI_CR1_BR SPI_CR1_BR_Msk
¹%SPI_CR1_BR_0 (0x1UL << SPI_CR1_BR_Pos)
º%SPI_CR1_BR_1 (0x2UL << SPI_CR1_BR_Pos)
»%SPI_CR1_BR_2 (0x4UL << SPI_CR1_BR_Pos)
¼%SPI_CR1_SPE_Pos (6U)
½%SPI_CR1_SPE_Msk (0x1UL << SPI_CR1_SPE_Pos)
¾%SPI_CR1_SPE SPI_CR1_SPE_Msk
¿%SPI_CR1_LSBFIRST_Pos (7U)
À%SPI_CR1_LSBFIRST_Msk (0x1UL << SPI_CR1_LSBFIRST_Pos)
Á%SPI_CR1_LSBFIRST SPI_CR1_LSBFIRST_Msk
Â%SPI_CR1_SSI_Pos (8U)
Ã%SPI_CR1_SSI_Msk (0x1UL << SPI_CR1_SSI_Pos)
Ä%SPI_CR1_SSI SPI_CR1_SSI_Msk
Å%SPI_CR1_SSM_Pos (9U)
Æ%SPI_CR1_SSM_Msk (0x1UL << SPI_CR1_SSM_Pos)
Ç%SPI_CR1_SSM SPI_CR1_SSM_Msk
È%SPI_CR1_RXONLY_Pos (10U)
É%SPI_CR1_RXONLY_Msk (0x1UL << SPI_CR1_RXONLY_Pos)
Ê%SPI_CR1_RXONLY SPI_CR1_RXONLY_Msk
Ë%SPI_CR1_DFF_Pos (11U)
Ì%SPI_CR1_DFF_Msk (0x1UL << SPI_CR1_DFF_Pos)
Í%SPI_CR1_DFF SPI_CR1_DFF_Msk
Î%SPI_CR1_CRCNEXT_Pos (12U)
Ï%SPI_CR1_CRCNEXT_Msk (0x1UL << SPI_CR1_CRCNEXT_Pos)
Ð%SPI_CR1_CRCNEXT SPI_CR1_CRCNEXT_Msk
Ñ%SPI_CR1_CRCEN_Pos (13U)
Ò%SPI_CR1_CRCEN_Msk (0x1UL << SPI_CR1_CRCEN_Pos)
Ó%SPI_CR1_CRCEN SPI_CR1_CRCEN_Msk
Ô%SPI_CR1_BIDIOE_Pos (14U)
Õ%SPI_CR1_BIDIOE_Msk (0x1UL << SPI_CR1_BIDIOE_Pos)
Ö%SPI_CR1_BIDIOE SPI_CR1_BIDIOE_Msk
×%SPI_CR1_BIDIMODE_Pos (15U)
Ø%SPI_CR1_BIDIMODE_Msk (0x1UL << SPI_CR1_BIDIMODE_Pos)
Ù%SPI_CR1_BIDIMODE SPI_CR1_BIDIMODE_Msk
Ü%SPI_CR2_RXDMAEN_Pos (0U)
Ý%SPI_CR2_RXDMAEN_Msk (0x1UL << SPI_CR2_RXDMAEN_Pos)
Þ%SPI_CR2_RXDMAEN SPI_CR2_RXDMAEN_Msk
ß%SPI_CR2_TXDMAEN_Pos (1U)
à%SPI_CR2_TXDMAEN_Msk (0x1UL << SPI_CR2_TXDMAEN_Pos)
á%SPI_CR2_TXDMAEN SPI_CR2_TXDMAEN_Msk
â%SPI_CR2_SSOE_Pos (2U)
ã%SPI_CR2_SSOE_Msk (0x1UL << SPI_CR2_SSOE_Pos)
ä%SPI_CR2_SSOE SPI_CR2_SSOE_Msk
å%SPI_CR2_FRF_Pos (4U)
æ%SPI_CR2_FRF_Msk (0x1UL << SPI_CR2_FRF_Pos)
ç%SPI_CR2_FRF SPI_CR2_FRF_Msk
è%SPI_CR2_ERRIE_Pos (5U)
é%SPI_CR2_ERRIE_Msk (0x1UL << SPI_CR2_ERRIE_Pos)
ê%SPI_CR2_ERRIE SPI_CR2_ERRIE_Msk
ë%SPI_CR2_RXNEIE_Pos (6U)
ì%SPI_CR2_RXNEIE_Msk (0x1UL << SPI_CR2_RXNEIE_Pos)
í%SPI_CR2_RXNEIE SPI_CR2_RXNEIE_Msk
î%SPI_CR2_TXEIE_Pos (7U)
ï%SPI_CR2_TXEIE_Msk (0x1UL << SPI_CR2_TXEIE_Pos)
ð%SPI_CR2_TXEIE SPI_CR2_TXEIE_Msk
ó%SPI_SR_RXNE_Pos (0U)
ô%SPI_SR_RXNE_Msk (0x1UL << SPI_SR_RXNE_Pos)
õ%SPI_SR_RXNE SPI_SR_RXNE_Msk
ö%SPI_SR_TXE_Pos (1U)
÷%SPI_SR_TXE_Msk (0x1UL << SPI_SR_TXE_Pos)
ø%SPI_SR_TXE SPI_SR_TXE_Msk
ù%SPI_SR_CHSIDE_Pos (2U)
ú%SPI_SR_CHSIDE_Msk (0x1UL << SPI_SR_CHSIDE_Pos)
û%SPI_SR_CHSIDE SPI_SR_CHSIDE_Msk
ü%SPI_SR_UDR_Pos (3U)
ý%SPI_SR_UDR_Msk (0x1UL << SPI_SR_UDR_Pos)
þ%SPI_SR_UDR SPI_SR_UDR_Msk
ÿ%SPI_SR_CRCERR_Pos (4U)
€&SPI_SR_CRCERR_Msk (0x1UL << SPI_SR_CRCERR_Pos)
&SPI_SR_CRCERR SPI_SR_CRCERR_Msk
‚&SPI_SR_MODF_Pos (5U)
ƒ&SPI_SR_MODF_Msk (0x1UL << SPI_SR_MODF_Pos)
„&SPI_SR_MODF SPI_SR_MODF_Msk
…&SPI_SR_OVR_Pos (6U)
†&SPI_SR_OVR_Msk (0x1UL << SPI_SR_OVR_Pos)
‡&SPI_SR_OVR SPI_SR_OVR_Msk
ˆ&SPI_SR_BSY_Pos (7U)
‰&SPI_SR_BSY_Msk (0x1UL << SPI_SR_BSY_Pos)
Š&SPI_SR_BSY SPI_SR_BSY_Msk
‹&SPI_SR_FRE_Pos (8U)
Œ&SPI_SR_FRE_Msk (0x1UL << SPI_SR_FRE_Pos)
&SPI_SR_FRE SPI_SR_FRE_Msk
&SPI_DR_DR_Pos (0U)
‘&SPI_DR_DR_Msk (0xFFFFUL << SPI_DR_DR_Pos)
’&SPI_DR_DR SPI_DR_DR_Msk
•&SPI_CRCPR_CRCPOLY_Pos (0U)
–&SPI_CRCPR_CRCPOLY_Msk (0xFFFFUL << SPI_CRCPR_CRCPOLY_Pos)
—&SPI_CRCPR_CRCPOLY SPI_CRCPR_CRCPOLY_Msk
š&SPI_RXCRCR_RXCRC_Pos (0U)
›&SPI_RXCRCR_RXCRC_Msk (0xFFFFUL << SPI_RXCRCR_RXCRC_Pos)
œ&SPI_RXCRCR_RXCRC SPI_RXCRCR_RXCRC_Msk
Ÿ&SPI_TXCRCR_TXCRC_Pos (0U)
 &SPI_TXCRCR_TXCRC_Msk (0xFFFFUL << SPI_TXCRCR_TXCRC_Pos)
¡&SPI_TXCRCR_TXCRC SPI_TXCRCR_TXCRC_Msk
¤&SPI_I2SCFGR_CHLEN_Pos (0U)
¥&SPI_I2SCFGR_CHLEN_Msk (0x1UL << SPI_I2SCFGR_CHLEN_Pos)
¦&SPI_I2SCFGR_CHLEN SPI_I2SCFGR_CHLEN_Msk
§&SPI_I2SCFGR_DATLEN_Pos (1U)
¨&SPI_I2SCFGR_DATLEN_Msk (0x3UL << SPI_I2SCFGR_DATLEN_Pos)
©&SPI_I2SCFGR_DATLEN SPI_I2SCFGR_DATLEN_Msk
ª&SPI_I2SCFGR_DATLEN_0 (0x1UL << SPI_I2SCFGR_DATLEN_Pos)
«&SPI_I2SCFGR_DATLEN_1 (0x2UL << SPI_I2SCFGR_DATLEN_Pos)
¬&SPI_I2SCFGR_CKPOL_Pos (3U)
­&SPI_I2SCFGR_CKPOL_Msk (0x1UL << SPI_I2SCFGR_CKPOL_Pos)
®&SPI_I2SCFGR_CKPOL SPI_I2SCFGR_CKPOL_Msk
¯&SPI_I2SCFGR_I2SSTD_Pos (4U)
°&SPI_I2SCFGR_I2SSTD_Msk (0x3UL << SPI_I2SCFGR_I2SSTD_Pos)
±&SPI_I2SCFGR_I2SSTD SPI_I2SCFGR_I2SSTD_Msk
²&SPI_I2SCFGR_I2SSTD_0 (0x1UL << SPI_I2SCFGR_I2SSTD_Pos)
³&SPI_I2SCFGR_I2SSTD_1 (0x2UL << SPI_I2SCFGR_I2SSTD_Pos)
´&SPI_I2SCFGR_PCMSYNC_Pos (7U)
µ&SPI_I2SCFGR_PCMSYNC_Msk (0x1UL << SPI_I2SCFGR_PCMSYNC_Pos)
¶&SPI_I2SCFGR_PCMSYNC SPI_I2SCFGR_PCMSYNC_Msk
·&SPI_I2SCFGR_I2SCFG_Pos (8U)
¸&SPI_I2SCFGR_I2SCFG_Msk (0x3UL << SPI_I2SCFGR_I2SCFG_Pos)
¹&SPI_I2SCFGR_I2SCFG SPI_I2SCFGR_I2SCFG_Msk
º&SPI_I2SCFGR_I2SCFG_0 (0x1UL << SPI_I2SCFGR_I2SCFG_Pos)
»&SPI_I2SCFGR_I2SCFG_1 (0x2UL << SPI_I2SCFGR_I2SCFG_Pos)
¼&SPI_I2SCFGR_I2SE_Pos (10U)
½&SPI_I2SCFGR_I2SE_Msk (0x1UL << SPI_I2SCFGR_I2SE_Pos)
¾&SPI_I2SCFGR_I2SE SPI_I2SCFGR_I2SE_Msk
¿&SPI_I2SCFGR_I2SMOD_Pos (11U)
À&SPI_I2SCFGR_I2SMOD_Msk (0x1UL << SPI_I2SCFGR_I2SMOD_Pos)
Á&SPI_I2SCFGR_I2SMOD SPI_I2SCFGR_I2SMOD_Msk
Â&SPI_I2SCFGR_ASTRTEN_Pos (12U)
Ã&SPI_I2SCFGR_ASTRTEN_Msk (0x1UL << SPI_I2SCFGR_ASTRTEN_Pos)
Ä&SPI_I2SCFGR_ASTRTEN SPI_I2SCFGR_ASTRTEN_Msk
Æ&SPI_I2SPR_I2SDIV_Pos (0U)
Ç&SPI_I2SPR_I2SDIV_Msk (0xFFUL << SPI_I2SPR_I2SDIV_Pos)
È&SPI_I2SPR_I2SDIV SPI_I2SPR_I2SDIV_Msk
É&SPI_I2SPR_ODD_Pos (8U)
Ê&SPI_I2SPR_ODD_Msk (0x1UL << SPI_I2SPR_ODD_Pos)
Ë&SPI_I2SPR_ODD SPI_I2SPR_ODD_Msk
Ì&SPI_I2SPR_MCKOE_Pos (9U)
Í&SPI_I2SPR_MCKOE_Msk (0x1UL << SPI_I2SPR_MCKOE_Pos)
Î&SPI_I2SPR_MCKOE SPI_I2SPR_MCKOE_Msk
Ö&SYSCFG_CFGR1_MEM_MODE_Pos (0U)
×&SYSCFG_CFGR1_MEM_MODE_Msk (0x3UL << SYSCFG_CFGR1_MEM_MODE_Pos)
Ø&SYSCFG_CFGR1_MEM_MODE SYSCFG_CFGR1_MEM_MODE_Msk
Ù&SYSCFG_CFGR1_MEM_MODE_0 (0x1UL << SYSCFG_CFGR1_MEM_MODE_Pos)
Ú&SYSCFG_CFGR1_MEM_MODE_1 (0x2UL << SYSCFG_CFGR1_MEM_MODE_Pos)
Û&SYSCFG_CFGR1_UFB_Pos (3U)
Ü&SYSCFG_CFGR1_UFB_Msk (0x1UL << SYSCFG_CFGR1_UFB_Pos)
Ý&SYSCFG_CFGR1_UFB SYSCFG_CFGR1_UFB_Msk
Þ&SYSCFG_CFGR1_BOOT_MODE_Pos (8U)
ß&SYSCFG_CFGR1_BOOT_MODE_Msk (0x3UL << SYSCFG_CFGR1_BOOT_MODE_Pos)
à&SYSCFG_CFGR1_BOOT_MODE SYSCFG_CFGR1_BOOT_MODE_Msk
á&SYSCFG_CFGR1_BOOT_MODE_0 (0x1UL << SYSCFG_CFGR1_BOOT_MODE_Pos)
â&SYSCFG_CFGR1_BOOT_MODE_1 (0x2UL << SYSCFG_CFGR1_BOOT_MODE_Pos)
å&SYSCFG_CFGR2_FWDISEN_Pos (0U)
æ&SYSCFG_CFGR2_FWDISEN_Msk (0x1UL << SYSCFG_CFGR2_FWDISEN_Pos)
ç&SYSCFG_CFGR2_FWDISEN SYSCFG_CFGR2_FWDISEN_Msk
è&SYSCFG_CFGR2_I2C_PB6_FMP_Pos (8U)
é&SYSCFG_CFGR2_I2C_PB6_FMP_Msk (0x1UL << SYSCFG_CFGR2_I2C_PB6_FMP_Pos)
ê&SYSCFG_CFGR2_I2C_PB6_FMP SYSCFG_CFGR2_I2C_PB6_FMP_Msk
ë&SYSCFG_CFGR2_I2C_PB7_FMP_Pos (9U)
ì&SYSCFG_CFGR2_I2C_PB7_FMP_Msk (0x1UL << SYSCFG_CFGR2_I2C_PB7_FMP_Pos)
í&SYSCFG_CFGR2_I2C_PB7_FMP SYSCFG_CFGR2_I2C_PB7_FMP_Msk
î&SYSCFG_CFGR2_I2C_PB8_FMP_Pos (10U)
ï&SYSCFG_CFGR2_I2C_PB8_FMP_Msk (0x1UL << SYSCFG_CFGR2_I2C_PB8_FMP_Pos)
ð&SYSCFG_CFGR2_I2C_PB8_FMP SYSCFG_CFGR2_I2C_PB8_FMP_Msk
ñ&SYSCFG_CFGR2_I2C_PB9_FMP_Pos (11U)
ò&SYSCFG_CFGR2_I2C_PB9_FMP_Msk (0x1UL << SYSCFG_CFGR2_I2C_PB9_FMP_Pos)
ó&SYSCFG_CFGR2_I2C_PB9_FMP SYSCFG_CFGR2_I2C_PB9_FMP_Msk
ô&SYSCFG_CFGR2_I2C1_FMP_Pos (12U)
õ&SYSCFG_CFGR2_I2C1_FMP_Msk (0x1UL << SYSCFG_CFGR2_I2C1_FMP_Pos)
ö&SYSCFG_CFGR2_I2C1_FMP SYSCFG_CFGR2_I2C1_FMP_Msk
÷&SYSCFG_CFGR2_I2C2_FMP_Pos (13U)
ø&SYSCFG_CFGR2_I2C2_FMP_Msk (0x1UL << SYSCFG_CFGR2_I2C2_FMP_Pos)
ù&SYSCFG_CFGR2_I2C2_FMP SYSCFG_CFGR2_I2C2_FMP_Msk
ú&SYSCFG_CFGR2_I2C3_FMP_Pos (14U)
û&SYSCFG_CFGR2_I2C3_FMP_Msk (0x1UL << SYSCFG_CFGR2_I2C3_FMP_Pos)
ü&SYSCFG_CFGR2_I2C3_FMP SYSCFG_CFGR2_I2C3_FMP_Msk
ÿ&SYSCFG_EXTICR1_EXTI0_Pos (0U)
€'SYSCFG_EXTICR1_EXTI0_Msk (0xFUL << SYSCFG_EXTICR1_EXTI0_Pos)
'SYSCFG_EXTICR1_EXTI0 SYSCFG_EXTICR1_EXTI0_Msk
‚'SYSCFG_EXTICR1_EXTI1_Pos (4U)
ƒ'SYSCFG_EXTICR1_EXTI1_Msk (0xFUL << SYSCFG_EXTICR1_EXTI1_Pos)
„'SYSCFG_EXTICR1_EXTI1 SYSCFG_EXTICR1_EXTI1_Msk
…'SYSCFG_EXTICR1_EXTI2_Pos (8U)
†'SYSCFG_EXTICR1_EXTI2_Msk (0xFUL << SYSCFG_EXTICR1_EXTI2_Pos)
‡'SYSCFG_EXTICR1_EXTI2 SYSCFG_EXTICR1_EXTI2_Msk
ˆ'SYSCFG_EXTICR1_EXTI3_Pos (12U)
‰'SYSCFG_EXTICR1_EXTI3_Msk (0xFUL << SYSCFG_EXTICR1_EXTI3_Pos)
Š'SYSCFG_EXTICR1_EXTI3 SYSCFG_EXTICR1_EXTI3_Msk
'SYSCFG_EXTICR1_EXTI0_PA (0x00000000U)
'SYSCFG_EXTICR1_EXTI0_PB (0x00000001U)
‘'SYSCFG_EXTICR1_EXTI0_PC (0x00000002U)
’'SYSCFG_EXTICR1_EXTI0_PD (0x00000003U)
“'SYSCFG_EXTICR1_EXTI0_PE (0x00000004U)
”'SYSCFG_EXTICR1_EXTI0_PH (0x00000005U)
™'SYSCFG_EXTICR1_EXTI1_PA (0x00000000U)
š'SYSCFG_EXTICR1_EXTI1_PB (0x00000010U)
›'SYSCFG_EXTICR1_EXTI1_PC (0x00000020U)
œ'SYSCFG_EXTICR1_EXTI1_PD (0x00000030U)
'SYSCFG_EXTICR1_EXTI1_PE (0x00000040U)
ž'SYSCFG_EXTICR1_EXTI1_PH (0x00000050U)
£'SYSCFG_EXTICR1_EXTI2_PA (0x00000000U)
¤'SYSCFG_EXTICR1_EXTI2_PB (0x00000100U)
¥'SYSCFG_EXTICR1_EXTI2_PC (0x00000200U)
¦'SYSCFG_EXTICR1_EXTI2_PD (0x00000300U)
§'SYSCFG_EXTICR1_EXTI2_PE (0x00000400U)
¬'SYSCFG_EXTICR1_EXTI3_PA (0x00000000U)
­'SYSCFG_EXTICR1_EXTI3_PB (0x00001000U)
®'SYSCFG_EXTICR1_EXTI3_PC (0x00002000U)
¯'SYSCFG_EXTICR1_EXTI3_PD (0x00003000U)
°'SYSCFG_EXTICR1_EXTI3_PE (0x00004000U)
³'SYSCFG_EXTICR2_EXTI4_Pos (0U)
´'SYSCFG_EXTICR2_EXTI4_Msk (0xFUL << SYSCFG_EXTICR2_EXTI4_Pos)
µ'SYSCFG_EXTICR2_EXTI4 SYSCFG_EXTICR2_EXTI4_Msk
¶'SYSCFG_EXTICR2_EXTI5_Pos (4U)
·'SYSCFG_EXTICR2_EXTI5_Msk (0xFUL << SYSCFG_EXTICR2_EXTI5_Pos)
¸'SYSCFG_EXTICR2_EXTI5 SYSCFG_EXTICR2_EXTI5_Msk
¹'SYSCFG_EXTICR2_EXTI6_Pos (8U)
º'SYSCFG_EXTICR2_EXTI6_Msk (0xFUL << SYSCFG_EXTICR2_EXTI6_Pos)
»'SYSCFG_EXTICR2_EXTI6 SYSCFG_EXTICR2_EXTI6_Msk
¼'SYSCFG_EXTICR2_EXTI7_Pos (12U)
½'SYSCFG_EXTICR2_EXTI7_Msk (0xFUL << SYSCFG_EXTICR2_EXTI7_Pos)
¾'SYSCFG_EXTICR2_EXTI7 SYSCFG_EXTICR2_EXTI7_Msk
Ã'SYSCFG_EXTICR2_EXTI4_PA (0x00000000U)
Ä'SYSCFG_EXTICR2_EXTI4_PB (0x00000001U)
Å'SYSCFG_EXTICR2_EXTI4_PC (0x00000002U)
Æ'SYSCFG_EXTICR2_EXTI4_PD (0x00000003U)
Ç'SYSCFG_EXTICR2_EXTI4_PE (0x00000004U)
Ì'SYSCFG_EXTICR2_EXTI5_PA (0x00000000U)
Í'SYSCFG_EXTICR2_EXTI5_PB (0x00000010U)
Î'SYSCFG_EXTICR2_EXTI5_PC (0x00000020U)
Ï'SYSCFG_EXTICR2_EXTI5_PD (0x00000030U)
Ð'SYSCFG_EXTICR2_EXTI5_PE (0x00000040U)
Õ'SYSCFG_EXTICR2_EXTI6_PA (0x00000000U)
Ö'SYSCFG_EXTICR2_EXTI6_PB (0x00000100U)
×'SYSCFG_EXTICR2_EXTI6_PC (0x00000200U)
Ø'SYSCFG_EXTICR2_EXTI6_PD (0x00000300U)
Ù'SYSCFG_EXTICR2_EXTI6_PE (0x00000400U)
Þ'SYSCFG_EXTICR2_EXTI7_PA (0x00000000U)
ß'SYSCFG_EXTICR2_EXTI7_PB (0x00001000U)
à'SYSCFG_EXTICR2_EXTI7_PC (0x00002000U)
á'SYSCFG_EXTICR2_EXTI7_PD (0x00003000U)
â'SYSCFG_EXTICR2_EXTI7_PE (0x00004000U)
å'SYSCFG_EXTICR3_EXTI8_Pos (0U)
æ'SYSCFG_EXTICR3_EXTI8_Msk (0xFUL << SYSCFG_EXTICR3_EXTI8_Pos)
ç'SYSCFG_EXTICR3_EXTI8 SYSCFG_EXTICR3_EXTI8_Msk
è'SYSCFG_EXTICR3_EXTI9_Pos (4U)
é'SYSCFG_EXTICR3_EXTI9_Msk (0xFUL << SYSCFG_EXTICR3_EXTI9_Pos)
ê'SYSCFG_EXTICR3_EXTI9 SYSCFG_EXTICR3_EXTI9_Msk
ë'SYSCFG_EXTICR3_EXTI10_Pos (8U)
ì'SYSCFG_EXTICR3_EXTI10_Msk (0xFUL << SYSCFG_EXTICR3_EXTI10_Pos)
í'SYSCFG_EXTICR3_EXTI10 SYSCFG_EXTICR3_EXTI10_Msk
î'SYSCFG_EXTICR3_EXTI11_Pos (12U)
ï'SYSCFG_EXTICR3_EXTI11_Msk (0xFUL << SYSCFG_EXTICR3_EXTI11_Pos)
ð'SYSCFG_EXTICR3_EXTI11 SYSCFG_EXTICR3_EXTI11_Msk
õ'SYSCFG_EXTICR3_EXTI8_PA (0x00000000U)
ö'SYSCFG_EXTICR3_EXTI8_PB (0x00000001U)
÷'SYSCFG_EXTICR3_EXTI8_PC (0x00000002U)
ø'SYSCFG_EXTICR3_EXTI8_PD (0x00000003U)
ù'SYSCFG_EXTICR3_EXTI8_PE (0x00000004U)
þ'SYSCFG_EXTICR3_EXTI9_PA (0x00000000U)
ÿ'SYSCFG_EXTICR3_EXTI9_PB (0x00000010U)
€(SYSCFG_EXTICR3_EXTI9_PC (0x00000020U)
(SYSCFG_EXTICR3_EXTI9_PD (0x00000030U)
‚(SYSCFG_EXTICR3_EXTI9_PE (0x00000040U)
ƒ(SYSCFG_EXTICR3_EXTI9_PH (0x00000050U)
ˆ(SYSCFG_EXTICR3_EXTI10_PA (0x00000000U)
‰(SYSCFG_EXTICR3_EXTI10_PB (0x00000100U)
Š(SYSCFG_EXTICR3_EXTI10_PC (0x00000200U)
‹(SYSCFG_EXTICR3_EXTI10_PD (0x00000300U)
Œ(SYSCFG_EXTICR3_EXTI10_PE (0x00000400U)
(SYSCFG_EXTICR3_EXTI10_PH (0x00000500U)
’(SYSCFG_EXTICR3_EXTI11_PA (0x00000000U)
“(SYSCFG_EXTICR3_EXTI11_PB (0x00001000U)
”(SYSCFG_EXTICR3_EXTI11_PC (0x00002000U)
•(SYSCFG_EXTICR3_EXTI11_PD (0x00003000U)
–(SYSCFG_EXTICR3_EXTI11_PE (0x00004000U)
™(SYSCFG_EXTICR4_EXTI12_Pos (0U)
š(SYSCFG_EXTICR4_EXTI12_Msk (0xFUL << SYSCFG_EXTICR4_EXTI12_Pos)
›(SYSCFG_EXTICR4_EXTI12 SYSCFG_EXTICR4_EXTI12_Msk
œ(SYSCFG_EXTICR4_EXTI13_Pos (4U)
(SYSCFG_EXTICR4_EXTI13_Msk (0xFUL << SYSCFG_EXTICR4_EXTI13_Pos)
ž(SYSCFG_EXTICR4_EXTI13 SYSCFG_EXTICR4_EXTI13_Msk
Ÿ(SYSCFG_EXTICR4_EXTI14_Pos (8U)
 (SYSCFG_EXTICR4_EXTI14_Msk (0xFUL << SYSCFG_EXTICR4_EXTI14_Pos)
¡(SYSCFG_EXTICR4_EXTI14 SYSCFG_EXTICR4_EXTI14_Msk
¢(SYSCFG_EXTICR4_EXTI15_Pos (12U)
£(SYSCFG_EXTICR4_EXTI15_Msk (0xFUL << SYSCFG_EXTICR4_EXTI15_Pos)
¤(SYSCFG_EXTICR4_EXTI15 SYSCFG_EXTICR4_EXTI15_Msk
©(SYSCFG_EXTICR4_EXTI12_PA (0x00000000U)
ª(SYSCFG_EXTICR4_EXTI12_PB (0x00000001U)
«(SYSCFG_EXTICR4_EXTI12_PC (0x00000002U)
¬(SYSCFG_EXTICR4_EXTI12_PD (0x00000003U)
­(SYSCFG_EXTICR4_EXTI12_PE (0x00000004U)
²(SYSCFG_EXTICR4_EXTI13_PA (0x00000000U)
³(SYSCFG_EXTICR4_EXTI13_PB (0x00000010U)
´(SYSCFG_EXTICR4_EXTI13_PC (0x00000020U)
µ(SYSCFG_EXTICR4_EXTI13_PD (0x00000030U)
¶(SYSCFG_EXTICR4_EXTI13_PE (0x00000040U)
»(SYSCFG_EXTICR4_EXTI14_PA (0x00000000U)
¼(SYSCFG_EXTICR4_EXTI14_PB (0x00000100U)
½(SYSCFG_EXTICR4_EXTI14_PC (0x00000200U)
¾(SYSCFG_EXTICR4_EXTI14_PD (0x00000300U)
¿(SYSCFG_EXTICR4_EXTI14_PE (0x00000400U)
Ä(SYSCFG_EXTICR4_EXTI15_PA (0x00000000U)
Å(SYSCFG_EXTICR4_EXTI15_PB (0x00001000U)
Æ(SYSCFG_EXTICR4_EXTI15_PC (0x00002000U)
Ç(SYSCFG_EXTICR4_EXTI15_PD (0x00003000U)
È(SYSCFG_EXTICR4_EXTI15_PE (0x00004000U)
Ì(SYSCFG_CFGR3_EN_VREFINT_Pos (0U)
Í(SYSCFG_CFGR3_EN_VREFINT_Msk (0x1UL << SYSCFG_CFGR3_EN_VREFINT_Pos)
Î(SYSCFG_CFGR3_EN_VREFINT SYSCFG_CFGR3_EN_VREFINT_Msk
Ï(SYSCFG_CFGR3_VREF_OUT_Pos (4U)
Ð(SYSCFG_CFGR3_VREF_OUT_Msk (0x3UL << SYSCFG_CFGR3_VREF_OUT_Pos)
Ñ(SYSCFG_CFGR3_VREF_OUT SYSCFG_CFGR3_VREF_OUT_Msk
Ò(SYSCFG_CFGR3_VREF_OUT_0 (0x1UL << SYSCFG_CFGR3_VREF_OUT_Pos)
Ó(SYSCFG_CFGR3_VREF_OUT_1 (0x2UL << SYSCFG_CFGR3_VREF_OUT_Pos)
Ô(SYSCFG_CFGR3_ENBUF_VREFINT_ADC_Pos (8U)
Õ(SYSCFG_CFGR3_ENBUF_VREFINT_ADC_Msk (0x1UL << SYSCFG_CFGR3_ENBUF_VREFINT_ADC_Pos)
Ö(SYSCFG_CFGR3_ENBUF_VREFINT_ADC SYSCFG_CFGR3_ENBUF_VREFINT_ADC_Msk
×(SYSCFG_CFGR3_ENBUF_SENSOR_ADC_Pos (9U)
Ø(SYSCFG_CFGR3_ENBUF_SENSOR_ADC_Msk (0x1UL << SYSCFG_CFGR3_ENBUF_SENSOR_ADC_Pos)
Ù(SYSCFG_CFGR3_ENBUF_SENSOR_ADC SYSCFG_CFGR3_ENBUF_SENSOR_ADC_Msk
Ú(SYSCFG_CFGR3_ENBUFLP_VREFINT_COMP_Pos (12U)
Û(SYSCFG_CFGR3_ENBUFLP_VREFINT_COMP_Msk (0x1UL << SYSCFG_CFGR3_ENBUFLP_VREFINT_COMP_Pos)
Ü(SYSCFG_CFGR3_ENBUFLP_VREFINT_COMP SYSCFG_CFGR3_ENBUFLP_VREFINT_COMP_Msk
Ý(SYSCFG_CFGR3_VREFINT_RDYF_Pos (30U)
Þ(SYSCFG_CFGR3_VREFINT_RDYF_Msk (0x1UL << SYSCFG_CFGR3_VREFINT_RDYF_Pos)
ß(SYSCFG_CFGR3_VREFINT_RDYF SYSCFG_CFGR3_VREFINT_RDYF_Msk
à(SYSCFG_CFGR3_REF_LOCK_Pos (31U)
á(SYSCFG_CFGR3_REF_LOCK_Msk (0x1UL << SYSCFG_CFGR3_REF_LOCK_Pos)
â(SYSCFG_CFGR3_REF_LOCK SYSCFG_CFGR3_REF_LOCK_Msk
æ(SYSCFG_CFGR3_EN_BGAP SYSCFG_CFGR3_EN_VREFINT
ç(SYSCFG_CFGR3_ENBUF_BGAP_ADC SYSCFG_CFGR3_ENBUF_VREFINT_ADC
è(SYSCFG_CFGR3_ENBUFLP_BGAP_COMP SYSCFG_CFGR3_ENBUFLP_VREFINT_COMP
é(SYSCFG_VREFINT_ADC_RDYF SYSCFG_CFGR3_VREFINT_RDYF
ê(SYSCFG_CFGR3_SENSOR_ADC_RDYF SYSCFG_CFGR3_VREFINT_RDYF
ë(SYSCFG_CFGR3_VREFINT_ADC_RDYF SYSCFG_CFGR3_VREFINT_RDYF
ì(SYSCFG_CFGR3_VREFINT_COMP_RDYF SYSCFG_CFGR3_VREFINT_RDYF
ö(TIM_TIM2_REMAP_HSI_SUPPORT 
÷(TIM_TIM2_REMAP_HSI48_SUPPORT 
ú(TIM_CR1_CEN_Pos (0U)
û(TIM_CR1_CEN_Msk (0x1UL << TIM_CR1_CEN_Pos)
ü(TIM_CR1_CEN TIM_CR1_CEN_Msk
ý(TIM_CR1_UDIS_Pos (1U)
þ(TIM_CR1_UDIS_Msk (0x1UL << TIM_CR1_UDIS_Pos)
ÿ(TIM_CR1_UDIS TIM_CR1_UDIS_Msk
€)TIM_CR1_URS_Pos (2U)
)TIM_CR1_URS_Msk (0x1UL << TIM_CR1_URS_Pos)
‚)TIM_CR1_URS TIM_CR1_URS_Msk
ƒ)TIM_CR1_OPM_Pos (3U)
„)TIM_CR1_OPM_Msk (0x1UL << TIM_CR1_OPM_Pos)
…)TIM_CR1_OPM TIM_CR1_OPM_Msk
†)TIM_CR1_DIR_Pos (4U)
‡)TIM_CR1_DIR_Msk (0x1UL << TIM_CR1_DIR_Pos)
ˆ)TIM_CR1_DIR TIM_CR1_DIR_Msk
Š)TIM_CR1_CMS_Pos (5U)
‹)TIM_CR1_CMS_Msk (0x3UL << TIM_CR1_CMS_Pos)
Œ)TIM_CR1_CMS TIM_CR1_CMS_Msk
)TIM_CR1_CMS_0 (0x1UL << TIM_CR1_CMS_Pos)
Ž)TIM_CR1_CMS_1 (0x2UL << TIM_CR1_CMS_Pos)
)TIM_CR1_ARPE_Pos (7U)
‘)TIM_CR1_ARPE_Msk (0x1UL << TIM_CR1_ARPE_Pos)
’)TIM_CR1_ARPE TIM_CR1_ARPE_Msk
”)TIM_CR1_CKD_Pos (8U)
•)TIM_CR1_CKD_Msk (0x3UL << TIM_CR1_CKD_Pos)
–)TIM_CR1_CKD TIM_CR1_CKD_Msk
—)TIM_CR1_CKD_0 (0x1UL << TIM_CR1_CKD_Pos)
˜)TIM_CR1_CKD_1 (0x2UL << TIM_CR1_CKD_Pos)
›)TIM_CR2_CCDS_Pos (3U)
œ)TIM_CR2_CCDS_Msk (0x1UL << TIM_CR2_CCDS_Pos)
)TIM_CR2_CCDS TIM_CR2_CCDS_Msk
Ÿ)TIM_CR2_MMS_Pos (4U)
 )TIM_CR2_MMS_Msk (0x7UL << TIM_CR2_MMS_Pos)
¡)TIM_CR2_MMS TIM_CR2_MMS_Msk
¢)TIM_CR2_MMS_0 (0x1UL << TIM_CR2_MMS_Pos)
£)TIM_CR2_MMS_1 (0x2UL << TIM_CR2_MMS_Pos)
¤)TIM_CR2_MMS_2 (0x4UL << TIM_CR2_MMS_Pos)
¦)TIM_CR2_TI1S_Pos (7U)
§)TIM_CR2_TI1S_Msk (0x1UL << TIM_CR2_TI1S_Pos)
¨)TIM_CR2_TI1S TIM_CR2_TI1S_Msk
«)TIM_SMCR_SMS_Pos (0U)
¬)TIM_SMCR_SMS_Msk (0x7UL << TIM_SMCR_SMS_Pos)
­)TIM_SMCR_SMS TIM_SMCR_SMS_Msk
®)TIM_SMCR_SMS_0 (0x1UL << TIM_SMCR_SMS_Pos)
¯)TIM_SMCR_SMS_1 (0x2UL << TIM_SMCR_SMS_Pos)
°)TIM_SMCR_SMS_2 (0x4UL << TIM_SMCR_SMS_Pos)
²)TIM_SMCR_TS_Pos (4U)
³)TIM_SMCR_TS_Msk (0x7UL << TIM_SMCR_TS_Pos)
´)TIM_SMCR_TS TIM_SMCR_TS_Msk
µ)TIM_SMCR_TS_0 (0x1UL << TIM_SMCR_TS_Pos)
¶)TIM_SMCR_TS_1 (0x2UL << TIM_SMCR_TS_Pos)
·)TIM_SMCR_TS_2 (0x4UL << TIM_SMCR_TS_Pos)
¹)TIM_SMCR_MSM_Pos (7U)
º)TIM_SMCR_MSM_Msk (0x1UL << TIM_SMCR_MSM_Pos)
»)TIM_SMCR_MSM TIM_SMCR_MSM_Msk
½)TIM_SMCR_ETF_Pos (8U)
¾)TIM_SMCR_ETF_Msk (0xFUL << TIM_SMCR_ETF_Pos)
¿)TIM_SMCR_ETF TIM_SMCR_ETF_Msk
À)TIM_SMCR_ETF_0 (0x1UL << TIM_SMCR_ETF_Pos)
Á)TIM_SMCR_ETF_1 (0x2UL << TIM_SMCR_ETF_Pos)
Â)TIM_SMCR_ETF_2 (0x4UL << TIM_SMCR_ETF_Pos)
Ã)TIM_SMCR_ETF_3 (0x8UL << TIM_SMCR_ETF_Pos)
Å)TIM_SMCR_ETPS_Pos (12U)
Æ)TIM_SMCR_ETPS_Msk (0x3UL << TIM_SMCR_ETPS_Pos)
Ç)TIM_SMCR_ETPS TIM_SMCR_ETPS_Msk
È)TIM_SMCR_ETPS_0 (0x1UL << TIM_SMCR_ETPS_Pos)
É)TIM_SMCR_ETPS_1 (0x2UL << TIM_SMCR_ETPS_Pos)
Ë)TIM_SMCR_ECE_Pos (14U)
Ì)TIM_SMCR_ECE_Msk (0x1UL << TIM_SMCR_ECE_Pos)
Í)TIM_SMCR_ECE TIM_SMCR_ECE_Msk
Î)TIM_SMCR_ETP_Pos (15U)
Ï)TIM_SMCR_ETP_Msk (0x1UL << TIM_SMCR_ETP_Pos)
Ð)TIM_SMCR_ETP TIM_SMCR_ETP_Msk
Ó)TIM_DIER_UIE_Pos (0U)
Ô)TIM_DIER_UIE_Msk (0x1UL << TIM_DIER_UIE_Pos)
Õ)TIM_DIER_UIE TIM_DIER_UIE_Msk
Ö)TIM_DIER_CC1IE_Pos (1U)
×)TIM_DIER_CC1IE_Msk (0x1UL << TIM_DIER_CC1IE_Pos)
Ø)TIM_DIER_CC1IE TIM_DIER_CC1IE_Msk
Ù)TIM_DIER_CC2IE_Pos (2U)
Ú)TIM_DIER_CC2IE_Msk (0x1UL << TIM_DIER_CC2IE_Pos)
Û)TIM_DIER_CC2IE TIM_DIER_CC2IE_Msk
Ü)TIM_DIER_CC3IE_Pos (3U)
Ý)TIM_DIER_CC3IE_Msk (0x1UL << TIM_DIER_CC3IE_Pos)
Þ)TIM_DIER_CC3IE TIM_DIER_CC3IE_Msk
ß)TIM_DIER_CC4IE_Pos (4U)
à)TIM_DIER_CC4IE_Msk (0x1UL << TIM_DIER_CC4IE_Pos)
á)TIM_DIER_CC4IE TIM_DIER_CC4IE_Msk
â)TIM_DIER_TIE_Pos (6U)
ã)TIM_DIER_TIE_Msk (0x1UL << TIM_DIER_TIE_Pos)
ä)TIM_DIER_TIE TIM_DIER_TIE_Msk
å)TIM_DIER_UDE_Pos (8U)
æ)TIM_DIER_UDE_Msk (0x1UL << TIM_DIER_UDE_Pos)
ç)TIM_DIER_UDE TIM_DIER_UDE_Msk
è)TIM_DIER_CC1DE_Pos (9U)
é)TIM_DIER_CC1DE_Msk (0x1UL << TIM_DIER_CC1DE_Pos)
ê)TIM_DIER_CC1DE TIM_DIER_CC1DE_Msk
ë)TIM_DIER_CC2DE_Pos (10U)
ì)TIM_DIER_CC2DE_Msk (0x1UL << TIM_DIER_CC2DE_Pos)
í)TIM_DIER_CC2DE TIM_DIER_CC2DE_Msk
î)TIM_DIER_CC3DE_Pos (11U)
ï)TIM_DIER_CC3DE_Msk (0x1UL << TIM_DIER_CC3DE_Pos)
ð)TIM_DIER_CC3DE TIM_DIER_CC3DE_Msk
ñ)TIM_DIER_CC4DE_Pos (12U)
ò)TIM_DIER_CC4DE_Msk (0x1UL << TIM_DIER_CC4DE_Pos)
ó)TIM_DIER_CC4DE TIM_DIER_CC4DE_Msk
ô)TIM_DIER_TDE_Pos (14U)
õ)TIM_DIER_TDE_Msk (0x1UL << TIM_DIER_TDE_Pos)
ö)TIM_DIER_TDE TIM_DIER_TDE_Msk
ù)TIM_SR_UIF_Pos (0U)
ú)TIM_SR_UIF_Msk (0x1UL << TIM_SR_UIF_Pos)
û)TIM_SR_UIF TIM_SR_UIF_Msk
ü)TIM_SR_CC1IF_Pos (1U)
ý)TIM_SR_CC1IF_Msk (0x1UL << TIM_SR_CC1IF_Pos)
þ)TIM_SR_CC1IF TIM_SR_CC1IF_Msk
ÿ)TIM_SR_CC2IF_Pos (2U)
€*TIM_SR_CC2IF_Msk (0x1UL << TIM_SR_CC2IF_Pos)
*TIM_SR_CC2IF TIM_SR_CC2IF_Msk
‚*TIM_SR_CC3IF_Pos (3U)
ƒ*TIM_SR_CC3IF_Msk (0x1UL << TIM_SR_CC3IF_Pos)
„*TIM_SR_CC3IF TIM_SR_CC3IF_Msk
…*TIM_SR_CC4IF_Pos (4U)
†*TIM_SR_CC4IF_Msk (0x1UL << TIM_SR_CC4IF_Pos)
‡*TIM_SR_CC4IF TIM_SR_CC4IF_Msk
ˆ*TIM_SR_TIF_Pos (6U)
‰*TIM_SR_TIF_Msk (0x1UL << TIM_SR_TIF_Pos)
Š*TIM_SR_TIF TIM_SR_TIF_Msk
‹*TIM_SR_CC1OF_Pos (9U)
Œ*TIM_SR_CC1OF_Msk (0x1UL << TIM_SR_CC1OF_Pos)
*TIM_SR_CC1OF TIM_SR_CC1OF_Msk
Ž*TIM_SR_CC2OF_Pos (10U)
*TIM_SR_CC2OF_Msk (0x1UL << TIM_SR_CC2OF_Pos)
*TIM_SR_CC2OF TIM_SR_CC2OF_Msk
‘*TIM_SR_CC3OF_Pos (11U)
’*TIM_SR_CC3OF_Msk (0x1UL << TIM_SR_CC3OF_Pos)
“*TIM_SR_CC3OF TIM_SR_CC3OF_Msk
”*TIM_SR_CC4OF_Pos (12U)
•*TIM_SR_CC4OF_Msk (0x1UL << TIM_SR_CC4OF_Pos)
–*TIM_SR_CC4OF TIM_SR_CC4OF_Msk
™*TIM_EGR_UG_Pos (0U)
š*TIM_EGR_UG_Msk (0x1UL << TIM_EGR_UG_Pos)
›*TIM_EGR_UG TIM_EGR_UG_Msk
œ*TIM_EGR_CC1G_Pos (1U)
*TIM_EGR_CC1G_Msk (0x1UL << TIM_EGR_CC1G_Pos)
ž*TIM_EGR_CC1G TIM_EGR_CC1G_Msk
Ÿ*TIM_EGR_CC2G_Pos (2U)
 *TIM_EGR_CC2G_Msk (0x1UL << TIM_EGR_CC2G_Pos)
¡*TIM_EGR_CC2G TIM_EGR_CC2G_Msk
¢*TIM_EGR_CC3G_Pos (3U)
£*TIM_EGR_CC3G_Msk (0x1UL << TIM_EGR_CC3G_Pos)
¤*TIM_EGR_CC3G TIM_EGR_CC3G_Msk
¥*TIM_EGR_CC4G_Pos (4U)
¦*TIM_EGR_CC4G_Msk (0x1UL << TIM_EGR_CC4G_Pos)
§*TIM_EGR_CC4G TIM_EGR_CC4G_Msk
¨*TIM_EGR_TG_Pos (6U)
©*TIM_EGR_TG_Msk (0x1UL << TIM_EGR_TG_Pos)
ª*TIM_EGR_TG TIM_EGR_TG_Msk
­*TIM_CCMR1_CC1S_Pos (0U)
®*TIM_CCMR1_CC1S_Msk (0x3UL << TIM_CCMR1_CC1S_Pos)
¯*TIM_CCMR1_CC1S TIM_CCMR1_CC1S_Msk
°*TIM_CCMR1_CC1S_0 (0x1UL << TIM_CCMR1_CC1S_Pos)
±*TIM_CCMR1_CC1S_1 (0x2UL << TIM_CCMR1_CC1S_Pos)
³*TIM_CCMR1_OC1FE_Pos (2U)
´*TIM_CCMR1_OC1FE_Msk (0x1UL << TIM_CCMR1_OC1FE_Pos)
µ*TIM_CCMR1_OC1FE TIM_CCMR1_OC1FE_Msk
¶*TIM_CCMR1_OC1PE_Pos (3U)
·*TIM_CCMR1_OC1PE_Msk (0x1UL << TIM_CCMR1_OC1PE_Pos)
¸*TIM_CCMR1_OC1PE TIM_CCMR1_OC1PE_Msk
º*TIM_CCMR1_OC1M_Pos (4U)
»*TIM_CCMR1_OC1M_Msk (0x7UL << TIM_CCMR1_OC1M_Pos)
¼*TIM_CCMR1_OC1M TIM_CCMR1_OC1M_Msk
½*TIM_CCMR1_OC1M_0 (0x1UL << TIM_CCMR1_OC1M_Pos)
¾*TIM_CCMR1_OC1M_1 (0x2UL << TIM_CCMR1_OC1M_Pos)
¿*TIM_CCMR1_OC1M_2 (0x4UL << TIM_CCMR1_OC1M_Pos)
Á*TIM_CCMR1_OC1CE_Pos (7U)
Â*TIM_CCMR1_OC1CE_Msk (0x1UL << TIM_CCMR1_OC1CE_Pos)
Ã*TIM_CCMR1_OC1CE TIM_CCMR1_OC1CE_Msk
Å*TIM_CCMR1_CC2S_Pos (8U)
Æ*TIM_CCMR1_CC2S_Msk (0x3UL << TIM_CCMR1_CC2S_Pos)
Ç*TIM_CCMR1_CC2S TIM_CCMR1_CC2S_Msk
È*TIM_CCMR1_CC2S_0 (0x1UL << TIM_CCMR1_CC2S_Pos)
É*TIM_CCMR1_CC2S_1 (0x2UL << TIM_CCMR1_CC2S_Pos)
Ë*TIM_CCMR1_OC2FE_Pos (10U)
Ì*TIM_CCMR1_OC2FE_Msk (0x1UL << TIM_CCMR1_OC2FE_Pos)
Í*TIM_CCMR1_OC2FE TIM_CCMR1_OC2FE_Msk
Î*TIM_CCMR1_OC2PE_Pos (11U)
Ï*TIM_CCMR1_OC2PE_Msk (0x1UL << TIM_CCMR1_OC2PE_Pos)
Ð*TIM_CCMR1_OC2PE TIM_CCMR1_OC2PE_Msk
Ò*TIM_CCMR1_OC2M_Pos (12U)
Ó*TIM_CCMR1_OC2M_Msk (0x7UL << TIM_CCMR1_OC2M_Pos)
Ô*TIM_CCMR1_OC2M TIM_CCMR1_OC2M_Msk
Õ*TIM_CCMR1_OC2M_0 (0x1UL << TIM_CCMR1_OC2M_Pos)
Ö*TIM_CCMR1_OC2M_1 (0x2UL << TIM_CCMR1_OC2M_Pos)
×*TIM_CCMR1_OC2M_2 (0x4UL << TIM_CCMR1_OC2M_Pos)
Ù*TIM_CCMR1_OC2CE_Pos (15U)
Ú*TIM_CCMR1_OC2CE_Msk (0x1UL << TIM_CCMR1_OC2CE_Pos)
Û*TIM_CCMR1_OC2CE TIM_CCMR1_OC2CE_Msk
ß*TIM_CCMR1_IC1PSC_Pos (2U)
à*TIM_CCMR1_IC1PSC_Msk (0x3UL << TIM_CCMR1_IC1PSC_Pos)
á*TIM_CCMR1_IC1PSC TIM_CCMR1_IC1PSC_Msk
â*TIM_CCMR1_IC1PSC_0 (0x1UL << TIM_CCMR1_IC1PSC_Pos)
ã*TIM_CCMR1_IC1PSC_1 (0x2UL << TIM_CCMR1_IC1PSC_Pos)
å*TIM_CCMR1_IC1F_Pos (4U)
æ*TIM_CCMR1_IC1F_Msk (0xFUL << TIM_CCMR1_IC1F_Pos)
ç*TIM_CCMR1_IC1F TIM_CCMR1_IC1F_Msk
è*TIM_CCMR1_IC1F_0 (0x1UL << TIM_CCMR1_IC1F_Pos)
é*TIM_CCMR1_IC1F_1 (0x2UL << TIM_CCMR1_IC1F_Pos)
ê*TIM_CCMR1_IC1F_2 (0x4UL << TIM_CCMR1_IC1F_Pos)
ë*TIM_CCMR1_IC1F_3 (0x8UL << TIM_CCMR1_IC1F_Pos)
í*TIM_CCMR1_IC2PSC_Pos (10U)
î*TIM_CCMR1_IC2PSC_Msk (0x3UL << TIM_CCMR1_IC2PSC_Pos)
ï*TIM_CCMR1_IC2PSC TIM_CCMR1_IC2PSC_Msk
ð*TIM_CCMR1_IC2PSC_0 (0x1UL << TIM_CCMR1_IC2PSC_Pos)
ñ*TIM_CCMR1_IC2PSC_1 (0x2UL << TIM_CCMR1_IC2PSC_Pos)
ó*TIM_CCMR1_IC2F_Pos (12U)
ô*TIM_CCMR1_IC2F_Msk (0xFUL << TIM_CCMR1_IC2F_Pos)
õ*TIM_CCMR1_IC2F TIM_CCMR1_IC2F_Msk
ö*TIM_CCMR1_IC2F_0 (0x1UL << TIM_CCMR1_IC2F_Pos)
÷*TIM_CCMR1_IC2F_1 (0x2UL << TIM_CCMR1_IC2F_Pos)
ø*TIM_CCMR1_IC2F_2 (0x4UL << TIM_CCMR1_IC2F_Pos)
ù*TIM_CCMR1_IC2F_3 (0x8UL << TIM_CCMR1_IC2F_Pos)
ü*TIM_CCMR2_CC3S_Pos (0U)
ý*TIM_CCMR2_CC3S_Msk (0x3UL << TIM_CCMR2_CC3S_Pos)
þ*TIM_CCMR2_CC3S TIM_CCMR2_CC3S_Msk
ÿ*TIM_CCMR2_CC3S_0 (0x1UL << TIM_CCMR2_CC3S_Pos)
€+TIM_CCMR2_CC3S_1 (0x2UL << TIM_CCMR2_CC3S_Pos)
‚+TIM_CCMR2_OC3FE_Pos (2U)
ƒ+TIM_CCMR2_OC3FE_Msk (0x1UL << TIM_CCMR2_OC3FE_Pos)
„+TIM_CCMR2_OC3FE TIM_CCMR2_OC3FE_Msk
…+TIM_CCMR2_OC3PE_Pos (3U)
†+TIM_CCMR2_OC3PE_Msk (0x1UL << TIM_CCMR2_OC3PE_Pos)
‡+TIM_CCMR2_OC3PE TIM_CCMR2_OC3PE_Msk
‰+TIM_CCMR2_OC3M_Pos (4U)
Š+TIM_CCMR2_OC3M_Msk (0x7UL << TIM_CCMR2_OC3M_Pos)
‹+TIM_CCMR2_OC3M TIM_CCMR2_OC3M_Msk
Œ+TIM_CCMR2_OC3M_0 (0x1UL << TIM_CCMR2_OC3M_Pos)
+TIM_CCMR2_OC3M_1 (0x2UL << TIM_CCMR2_OC3M_Pos)
Ž+TIM_CCMR2_OC3M_2 (0x4UL << TIM_CCMR2_OC3M_Pos)
+TIM_CCMR2_OC3CE_Pos (7U)
‘+TIM_CCMR2_OC3CE_Msk (0x1UL << TIM_CCMR2_OC3CE_Pos)
’+TIM_CCMR2_OC3CE TIM_CCMR2_OC3CE_Msk
”+TIM_CCMR2_CC4S_Pos (8U)
•+TIM_CCMR2_CC4S_Msk (0x3UL << TIM_CCMR2_CC4S_Pos)
–+TIM_CCMR2_CC4S TIM_CCMR2_CC4S_Msk
—+TIM_CCMR2_CC4S_0 (0x1UL << TIM_CCMR2_CC4S_Pos)
˜+TIM_CCMR2_CC4S_1 (0x2UL << TIM_CCMR2_CC4S_Pos)
š+TIM_CCMR2_OC4FE_Pos (10U)
›+TIM_CCMR2_OC4FE_Msk (0x1UL << TIM_CCMR2_OC4FE_Pos)
œ+TIM_CCMR2_OC4FE TIM_CCMR2_OC4FE_Msk
+TIM_CCMR2_OC4PE_Pos (11U)
ž+TIM_CCMR2_OC4PE_Msk (0x1UL << TIM_CCMR2_OC4PE_Pos)
Ÿ+TIM_CCMR2_OC4PE TIM_CCMR2_OC4PE_Msk
¡+TIM_CCMR2_OC4M_Pos (12U)
¢+TIM_CCMR2_OC4M_Msk (0x7UL << TIM_CCMR2_OC4M_Pos)
£+TIM_CCMR2_OC4M TIM_CCMR2_OC4M_Msk
¤+TIM_CCMR2_OC4M_0 (0x1UL << TIM_CCMR2_OC4M_Pos)
¥+TIM_CCMR2_OC4M_1 (0x2UL << TIM_CCMR2_OC4M_Pos)
¦+TIM_CCMR2_OC4M_2 (0x4UL << TIM_CCMR2_OC4M_Pos)
¨+TIM_CCMR2_OC4CE_Pos (15U)
©+TIM_CCMR2_OC4CE_Msk (0x1UL << TIM_CCMR2_OC4CE_Pos)
ª+TIM_CCMR2_OC4CE TIM_CCMR2_OC4CE_Msk
®+TIM_CCMR2_IC3PSC_Pos (2U)
¯+TIM_CCMR2_IC3PSC_Msk (0x3UL << TIM_CCMR2_IC3PSC_Pos)
°+TIM_CCMR2_IC3PSC TIM_CCMR2_IC3PSC_Msk
±+TIM_CCMR2_IC3PSC_0 (0x1UL << TIM_CCMR2_IC3PSC_Pos)
²+TIM_CCMR2_IC3PSC_1 (0x2UL << TIM_CCMR2_IC3PSC_Pos)
´+TIM_CCMR2_IC3F_Pos (4U)
µ+TIM_CCMR2_IC3F_Msk (0xFUL << TIM_CCMR2_IC3F_Pos)
¶+TIM_CCMR2_IC3F TIM_CCMR2_IC3F_Msk
·+TIM_CCMR2_IC3F_0 (0x1UL << TIM_CCMR2_IC3F_Pos)
¸+TIM_CCMR2_IC3F_1 (0x2UL << TIM_CCMR2_IC3F_Pos)
¹+TIM_CCMR2_IC3F_2 (0x4UL << TIM_CCMR2_IC3F_Pos)
º+TIM_CCMR2_IC3F_3 (0x8UL << TIM_CCMR2_IC3F_Pos)
¼+TIM_CCMR2_IC4PSC_Pos (10U)
½+TIM_CCMR2_IC4PSC_Msk (0x3UL << TIM_CCMR2_IC4PSC_Pos)
¾+TIM_CCMR2_IC4PSC TIM_CCMR2_IC4PSC_Msk
¿+TIM_CCMR2_IC4PSC_0 (0x1UL << TIM_CCMR2_IC4PSC_Pos)
À+TIM_CCMR2_IC4PSC_1 (0x2UL << TIM_CCMR2_IC4PSC_Pos)
Â+TIM_CCMR2_IC4F_Pos (12U)
Ã+TIM_CCMR2_IC4F_Msk (0xFUL << TIM_CCMR2_IC4F_Pos)
Ä+TIM_CCMR2_IC4F TIM_CCMR2_IC4F_Msk
Å+TIM_CCMR2_IC4F_0 (0x1UL << TIM_CCMR2_IC4F_Pos)
Æ+TIM_CCMR2_IC4F_1 (0x2UL << TIM_CCMR2_IC4F_Pos)
Ç+TIM_CCMR2_IC4F_2 (0x4UL << TIM_CCMR2_IC4F_Pos)
È+TIM_CCMR2_IC4F_3 (0x8UL << TIM_CCMR2_IC4F_Pos)
Ë+TIM_CCER_CC1E_Pos (0U)
Ì+TIM_CCER_CC1E_Msk (0x1UL << TIM_CCER_CC1E_Pos)
Í+TIM_CCER_CC1E TIM_CCER_CC1E_Msk
Î+TIM_CCER_CC1P_Pos (1U)
Ï+TIM_CCER_CC1P_Msk (0x1UL << TIM_CCER_CC1P_Pos)
Ð+TIM_CCER_CC1P TIM_CCER_CC1P_Msk
Ñ+TIM_CCER_CC1NP_Pos (3U)
Ò+TIM_CCER_CC1NP_Msk (0x1UL << TIM_CCER_CC1NP_Pos)
Ó+TIM_CCER_CC1NP TIM_CCER_CC1NP_Msk
Ô+TIM_CCER_CC2E_Pos (4U)
Õ+TIM_CCER_CC2E_Msk (0x1UL << TIM_CCER_CC2E_Pos)
Ö+TIM_CCER_CC2E TIM_CCER_CC2E_Msk
×+TIM_CCER_CC2P_Pos (5U)
Ø+TIM_CCER_CC2P_Msk (0x1UL << TIM_CCER_CC2P_Pos)
Ù+TIM_CCER_CC2P TIM_CCER_CC2P_Msk
Ú+TIM_CCER_CC2NP_Pos (7U)
Û+TIM_CCER_CC2NP_Msk (0x1UL << TIM_CCER_CC2NP_Pos)
Ü+TIM_CCER_CC2NP TIM_CCER_CC2NP_Msk
Ý+TIM_CCER_CC3E_Pos (8U)
Þ+TIM_CCER_CC3E_Msk (0x1UL << TIM_CCER_CC3E_Pos)
ß+TIM_CCER_CC3E TIM_CCER_CC3E_Msk
à+TIM_CCER_CC3P_Pos (9U)
á+TIM_CCER_CC3P_Msk (0x1UL << TIM_CCER_CC3P_Pos)
â+TIM_CCER_CC3P TIM_CCER_CC3P_Msk
ã+TIM_CCER_CC3NP_Pos (11U)
ä+TIM_CCER_CC3NP_Msk (0x1UL << TIM_CCER_CC3NP_Pos)
å+TIM_CCER_CC3NP TIM_CCER_CC3NP_Msk
æ+TIM_CCER_CC4E_Pos (12U)
ç+TIM_CCER_CC4E_Msk (0x1UL << TIM_CCER_CC4E_Pos)
è+TIM_CCER_CC4E TIM_CCER_CC4E_Msk
é+TIM_CCER_CC4P_Pos (13U)
ê+TIM_CCER_CC4P_Msk (0x1UL << TIM_CCER_CC4P_Pos)
ë+TIM_CCER_CC4P TIM_CCER_CC4P_Msk
ì+TIM_CCER_CC4NP_Pos (15U)
í+TIM_CCER_CC4NP_Msk (0x1UL << TIM_CCER_CC4NP_Pos)
î+TIM_CCER_CC4NP TIM_CCER_CC4NP_Msk
ñ+TIM_CNT_CNT_Pos (0U)
ò+TIM_CNT_CNT_Msk (0xFFFFUL << TIM_CNT_CNT_Pos)
ó+TIM_CNT_CNT TIM_CNT_CNT_Msk
ö+TIM_PSC_PSC_Pos (0U)
÷+TIM_PSC_PSC_Msk (0xFFFFUL << TIM_PSC_PSC_Pos)
ø+TIM_PSC_PSC TIM_PSC_PSC_Msk
û+TIM_ARR_ARR_Pos (0U)
ü+TIM_ARR_ARR_Msk (0xFFFFUL << TIM_ARR_ARR_Pos)
ý+TIM_ARR_ARR TIM_ARR_ARR_Msk
€,TIM_CCR1_CCR1_Pos (0U)
,TIM_CCR1_CCR1_Msk (0xFFFFUL << TIM_CCR1_CCR1_Pos)
‚,TIM_CCR1_CCR1 TIM_CCR1_CCR1_Msk
…,TIM_CCR2_CCR2_Pos (0U)
†,TIM_CCR2_CCR2_Msk (0xFFFFUL << TIM_CCR2_CCR2_Pos)
‡,TIM_CCR2_CCR2 TIM_CCR2_CCR2_Msk
Š,TIM_CCR3_CCR3_Pos (0U)
‹,TIM_CCR3_CCR3_Msk (0xFFFFUL << TIM_CCR3_CCR3_Pos)
Œ,TIM_CCR3_CCR3 TIM_CCR3_CCR3_Msk
,TIM_CCR4_CCR4_Pos (0U)
,TIM_CCR4_CCR4_Msk (0xFFFFUL << TIM_CCR4_CCR4_Pos)
‘,TIM_CCR4_CCR4 TIM_CCR4_CCR4_Msk
”,TIM_DCR_DBA_Pos (0U)
•,TIM_DCR_DBA_Msk (0x1FUL << TIM_DCR_DBA_Pos)
–,TIM_DCR_DBA TIM_DCR_DBA_Msk
—,TIM_DCR_DBA_0 (0x01UL << TIM_DCR_DBA_Pos)
˜,TIM_DCR_DBA_1 (0x02UL << TIM_DCR_DBA_Pos)
™,TIM_DCR_DBA_2 (0x04UL << TIM_DCR_DBA_Pos)
š,TIM_DCR_DBA_3 (0x08UL << TIM_DCR_DBA_Pos)
›,TIM_DCR_DBA_4 (0x10UL << TIM_DCR_DBA_Pos)
,TIM_DCR_DBL_Pos (8U)
ž,TIM_DCR_DBL_Msk (0x1FUL << TIM_DCR_DBL_Pos)
Ÿ,TIM_DCR_DBL TIM_DCR_DBL_Msk
 ,TIM_DCR_DBL_0 (0x01UL << TIM_DCR_DBL_Pos)
¡,TIM_DCR_DBL_1 (0x02UL << TIM_DCR_DBL_Pos)
¢,TIM_DCR_DBL_2 (0x04UL << TIM_DCR_DBL_Pos)
£,TIM_DCR_DBL_3 (0x08UL << TIM_DCR_DBL_Pos)
¤,TIM_DCR_DBL_4 (0x10UL << TIM_DCR_DBL_Pos)
§,TIM_DMAR_DMAB_Pos (0U)
¨,TIM_DMAR_DMAB_Msk (0xFFFFUL << TIM_DMAR_DMAB_Pos)
©,TIM_DMAR_DMAB TIM_DMAR_DMAB_Msk
¬,TIM2_OR_ETR_RMP_Pos (0U)
­,TIM2_OR_ETR_RMP_Msk (0x7UL << TIM2_OR_ETR_RMP_Pos)
®,TIM2_OR_ETR_RMP TIM2_OR_ETR_RMP_Msk
¯,TIM2_OR_ETR_RMP_0 (0x1UL << TIM2_OR_ETR_RMP_Pos)
°,TIM2_OR_ETR_RMP_1 (0x2UL << TIM2_OR_ETR_RMP_Pos)
±,TIM2_OR_ETR_RMP_2 (0x4UL << TIM2_OR_ETR_RMP_Pos)
²,TIM2_OR_TI4_RMP_Pos (3U)
³,TIM2_OR_TI4_RMP_Msk (0x3UL << TIM2_OR_TI4_RMP_Pos)
´,TIM2_OR_TI4_RMP TIM2_OR_TI4_RMP_Msk
µ,TIM2_OR_TI4_RMP_0 (0x1UL << TIM2_OR_TI4_RMP_Pos)
¶,TIM2_OR_TI4_RMP_1 (0x2UL << TIM2_OR_TI4_RMP_Pos)
¸,TIM21_OR_ETR_RMP_Pos (0U)
¹,TIM21_OR_ETR_RMP_Msk (0x3UL << TIM21_OR_ETR_RMP_Pos)
º,TIM21_OR_ETR_RMP TIM21_OR_ETR_RMP_Msk
»,TIM21_OR_ETR_RMP_0 (0x1UL << TIM21_OR_ETR_RMP_Pos)
¼,TIM21_OR_ETR_RMP_1 (0x2UL << TIM21_OR_ETR_RMP_Pos)
½,TIM21_OR_TI1_RMP_Pos (2U)
¾,TIM21_OR_TI1_RMP_Msk (0x7UL << TIM21_OR_TI1_RMP_Pos)
¿,TIM21_OR_TI1_RMP TIM21_OR_TI1_RMP_Msk
À,TIM21_OR_TI1_RMP_0 (0x1UL << TIM21_OR_TI1_RMP_Pos)
Á,TIM21_OR_TI1_RMP_1 (0x2UL << TIM21_OR_TI1_RMP_Pos)
Â,TIM21_OR_TI1_RMP_2 (0x4UL << TIM21_OR_TI1_RMP_Pos)
Ã,TIM21_OR_TI2_RMP_Pos (5U)
Ä,TIM21_OR_TI2_RMP_Msk (0x1UL << TIM21_OR_TI2_RMP_Pos)
Å,TIM21_OR_TI2_RMP TIM21_OR_TI2_RMP_Msk
Ç,TIM22_OR_ETR_RMP_Pos (0U)
È,TIM22_OR_ETR_RMP_Msk (0x3UL << TIM22_OR_ETR_RMP_Pos)
É,TIM22_OR_ETR_RMP TIM22_OR_ETR_RMP_Msk
Ê,TIM22_OR_ETR_RMP_0 (0x1UL << TIM22_OR_ETR_RMP_Pos)
Ë,TIM22_OR_ETR_RMP_1 (0x2UL << TIM22_OR_ETR_RMP_Pos)
Ì,TIM22_OR_TI1_RMP_Pos (2U)
Í,TIM22_OR_TI1_RMP_Msk (0x3UL << TIM22_OR_TI1_RMP_Pos)
Î,TIM22_OR_TI1_RMP TIM22_OR_TI1_RMP_Msk
Ï,TIM22_OR_TI1_RMP_0 (0x1UL << TIM22_OR_TI1_RMP_Pos)
Ð,TIM22_OR_TI1_RMP_1 (0x2UL << TIM22_OR_TI1_RMP_Pos)
Ò,TIM3_OR_ETR_RMP_Pos (0U)
Ó,TIM3_OR_ETR_RMP_Msk (0x3UL << TIM3_OR_ETR_RMP_Pos)
Ô,TIM3_OR_ETR_RMP TIM3_OR_ETR_RMP_Msk
Õ,TIM3_OR_ETR_RMP_0 (0x1UL << TIM3_OR_ETR_RMP_Pos)
Ö,TIM3_OR_ETR_RMP_1 (0x2UL << TIM3_OR_ETR_RMP_Pos)
×,TIM3_OR_TI1_RMP_Pos (2U)
Ø,TIM3_OR_TI1_RMP_Msk (0x1UL << TIM3_OR_TI1_RMP_Pos)
Ù,TIM3_OR_TI1_RMP TIM3_OR_TI1_RMP_Msk
Ú,TIM3_OR_TI2_RMP_Pos (3U)
Û,TIM3_OR_TI2_RMP_Msk (0x1UL << TIM3_OR_TI2_RMP_Pos)
Ü,TIM3_OR_TI2_RMP TIM3_OR_TI2_RMP_Msk
Ý,TIM3_OR_TI4_RMP_Pos (4U)
Þ,TIM3_OR_TI4_RMP_Msk (0x1UL << TIM3_OR_TI4_RMP_Pos)
ß,TIM3_OR_TI4_RMP TIM3_OR_TI4_RMP_Msk
î,USART_CR1_UE_Pos (0U)
ï,USART_CR1_UE_Msk (0x1UL << USART_CR1_UE_Pos)
ð,USART_CR1_UE USART_CR1_UE_Msk
ñ,USART_CR1_UESM_Pos (1U)
ò,USART_CR1_UESM_Msk (0x1UL << USART_CR1_UESM_Pos)
ó,USART_CR1_UESM USART_CR1_UESM_Msk
ô,USART_CR1_RE_Pos (2U)
õ,USART_CR1_RE_Msk (0x1UL << USART_CR1_RE_Pos)
ö,USART_CR1_RE USART_CR1_RE_Msk
÷,USART_CR1_TE_Pos (3U)
ø,USART_CR1_TE_Msk (0x1UL << USART_CR1_TE_Pos)
ù,USART_CR1_TE USART_CR1_TE_Msk
ú,USART_CR1_IDLEIE_Pos (4U)
û,USART_CR1_IDLEIE_Msk (0x1UL << USART_CR1_IDLEIE_Pos)
ü,USART_CR1_IDLEIE USART_CR1_IDLEIE_Msk
ý,USART_CR1_RXNEIE_Pos (5U)
þ,USART_CR1_RXNEIE_Msk (0x1UL << USART_CR1_RXNEIE_Pos)
ÿ,USART_CR1_RXNEIE USART_CR1_RXNEIE_Msk
€-USART_CR1_TCIE_Pos (6U)
-USART_CR1_TCIE_Msk (0x1UL << USART_CR1_TCIE_Pos)
‚-USART_CR1_TCIE USART_CR1_TCIE_Msk
ƒ-USART_CR1_TXEIE_Pos (7U)
„-USART_CR1_TXEIE_Msk (0x1UL << USART_CR1_TXEIE_Pos)
…-USART_CR1_TXEIE USART_CR1_TXEIE_Msk
†-USART_CR1_PEIE_Pos (8U)
‡-USART_CR1_PEIE_Msk (0x1UL << USART_CR1_PEIE_Pos)
ˆ-USART_CR1_PEIE USART_CR1_PEIE_Msk
‰-USART_CR1_PS_Pos (9U)
Š-USART_CR1_PS_Msk (0x1UL << USART_CR1_PS_Pos)
‹-USART_CR1_PS USART_CR1_PS_Msk
Œ-USART_CR1_PCE_Pos (10U)
-USART_CR1_PCE_Msk (0x1UL << USART_CR1_PCE_Pos)
Ž-USART_CR1_PCE USART_CR1_PCE_Msk
-USART_CR1_WAKE_Pos (11U)
-USART_CR1_WAKE_Msk (0x1UL << USART_CR1_WAKE_Pos)
‘-USART_CR1_WAKE USART_CR1_WAKE_Msk
’-USART_CR1_M_Pos (12U)
“-USART_CR1_M_Msk (0x10001UL << USART_CR1_M_Pos)
”-USART_CR1_M USART_CR1_M_Msk
•-USART_CR1_M0_Pos (12U)
–-USART_CR1_M0_Msk (0x1UL << USART_CR1_M0_Pos)
—-USART_CR1_M0 USART_CR1_M0_Msk
˜-USART_CR1_MME_Pos (13U)
™-USART_CR1_MME_Msk (0x1UL << USART_CR1_MME_Pos)
š-USART_CR1_MME USART_CR1_MME_Msk
›-USART_CR1_CMIE_Pos (14U)
œ-USART_CR1_CMIE_Msk (0x1UL << USART_CR1_CMIE_Pos)
-USART_CR1_CMIE USART_CR1_CMIE_Msk
ž-USART_CR1_OVER8_Pos (15U)
Ÿ-USART_CR1_OVER8_Msk (0x1UL << USART_CR1_OVER8_Pos)
 -USART_CR1_OVER8 USART_CR1_OVER8_Msk
¡-USART_CR1_DEDT_Pos (16U)
¢-USART_CR1_DEDT_Msk (0x1FUL << USART_CR1_DEDT_Pos)
£-USART_CR1_DEDT USART_CR1_DEDT_Msk
¤-USART_CR1_DEDT_0 (0x01UL << USART_CR1_DEDT_Pos)
¥-USART_CR1_DEDT_1 (0x02UL << USART_CR1_DEDT_Pos)
¦-USART_CR1_DEDT_2 (0x04UL << USART_CR1_DEDT_Pos)
§-USART_CR1_DEDT_3 (0x08UL << USART_CR1_DEDT_Pos)
¨-USART_CR1_DEDT_4 (0x10UL << USART_CR1_DEDT_Pos)
©-USART_CR1_DEAT_Pos (21U)
ª-USART_CR1_DEAT_Msk (0x1FUL << USART_CR1_DEAT_Pos)
«-USART_CR1_DEAT USART_CR1_DEAT_Msk
¬-USART_CR1_DEAT_0 (0x01UL << USART_CR1_DEAT_Pos)
­-USART_CR1_DEAT_1 (0x02UL << USART_CR1_DEAT_Pos)
®-USART_CR1_DEAT_2 (0x04UL << USART_CR1_DEAT_Pos)
¯-USART_CR1_DEAT_3 (0x08UL << USART_CR1_DEAT_Pos)
°-USART_CR1_DEAT_4 (0x10UL << USART_CR1_DEAT_Pos)
±-USART_CR1_RTOIE_Pos (26U)
²-USART_CR1_RTOIE_Msk (0x1UL << USART_CR1_RTOIE_Pos)
³-USART_CR1_RTOIE USART_CR1_RTOIE_Msk
´-USART_CR1_EOBIE_Pos (27U)
µ-USART_CR1_EOBIE_Msk (0x1UL << USART_CR1_EOBIE_Pos)
¶-USART_CR1_EOBIE USART_CR1_EOBIE_Msk
·-USART_CR1_M1_Pos (28U)
¸-USART_CR1_M1_Msk (0x1UL << USART_CR1_M1_Pos)
¹-USART_CR1_M1 USART_CR1_M1_Msk
»-USART_CR2_ADDM7_Pos (4U)
¼-USART_CR2_ADDM7_Msk (0x1UL << USART_CR2_ADDM7_Pos)
½-USART_CR2_ADDM7 USART_CR2_ADDM7_Msk
¾-USART_CR2_LBDL_Pos (5U)
¿-USART_CR2_LBDL_Msk (0x1UL << USART_CR2_LBDL_Pos)
À-USART_CR2_LBDL USART_CR2_LBDL_Msk
Á-USART_CR2_LBDIE_Pos (6U)
Â-USART_CR2_LBDIE_Msk (0x1UL << USART_CR2_LBDIE_Pos)
Ã-USART_CR2_LBDIE USART_CR2_LBDIE_Msk
Ä-USART_CR2_LBCL_Pos (8U)
Å-USART_CR2_LBCL_Msk (0x1UL << USART_CR2_LBCL_Pos)
Æ-USART_CR2_LBCL USART_CR2_LBCL_Msk
Ç-USART_CR2_CPHA_Pos (9U)
È-USART_CR2_CPHA_Msk (0x1UL << USART_CR2_CPHA_Pos)
É-USART_CR2_CPHA USART_CR2_CPHA_Msk
Ê-USART_CR2_CPOL_Pos (10U)
Ë-USART_CR2_CPOL_Msk (0x1UL << USART_CR2_CPOL_Pos)
Ì-USART_CR2_CPOL USART_CR2_CPOL_Msk
Í-USART_CR2_CLKEN_Pos (11U)
Î-USART_CR2_CLKEN_Msk (0x1UL << USART_CR2_CLKEN_Pos)
Ï-USART_CR2_CLKEN USART_CR2_CLKEN_Msk
Ð-USART_CR2_STOP_Pos (12U)
Ñ-USART_CR2_STOP_Msk (0x3UL << USART_CR2_STOP_Pos)
Ò-USART_CR2_STOP USART_CR2_STOP_Msk
Ó-USART_CR2_STOP_0 (0x1UL << USART_CR2_STOP_Pos)
Ô-USART_CR2_STOP_1 (0x2UL << USART_CR2_STOP_Pos)
Õ-USART_CR2_LINEN_Pos (14U)
Ö-USART_CR2_LINEN_Msk (0x1UL << USART_CR2_LINEN_Pos)
×-USART_CR2_LINEN USART_CR2_LINEN_Msk
Ø-USART_CR2_SWAP_Pos (15U)
Ù-USART_CR2_SWAP_Msk (0x1UL << USART_CR2_SWAP_Pos)
Ú-USART_CR2_SWAP USART_CR2_SWAP_Msk
Û-USART_CR2_RXINV_Pos (16U)
Ü-USART_CR2_RXINV_Msk (0x1UL << USART_CR2_RXINV_Pos)
Ý-USART_CR2_RXINV USART_CR2_RXINV_Msk
Þ-USART_CR2_TXINV_Pos (17U)
ß-USART_CR2_TXINV_Msk (0x1UL << USART_CR2_TXINV_Pos)
à-USART_CR2_TXINV USART_CR2_TXINV_Msk
á-USART_CR2_DATAINV_Pos (18U)
â-USART_CR2_DATAINV_Msk (0x1UL << USART_CR2_DATAINV_Pos)
ã-USART_CR2_DATAINV USART_CR2_DATAINV_Msk
ä-USART_CR2_MSBFIRST_Pos (19U)
å-USART_CR2_MSBFIRST_Msk (0x1UL << USART_CR2_MSBFIRST_Pos)
æ-USART_CR2_MSBFIRST USART_CR2_MSBFIRST_Msk
ç-USART_CR2_ABREN_Pos (20U)
è-USART_CR2_ABREN_Msk (0x1UL << USART_CR2_ABREN_Pos)
é-USART_CR2_ABREN USART_CR2_ABREN_Msk
ê-USART_CR2_ABRMODE_Pos (21U)
ë-USART_CR2_ABRMODE_Msk (0x3UL << USART_CR2_ABRMODE_Pos)
ì-USART_CR2_ABRMODE USART_CR2_ABRMODE_Msk
í-USART_CR2_ABRMODE_0 (0x1UL << USART_CR2_ABRMODE_Pos)
î-USART_CR2_ABRMODE_1 (0x2UL << USART_CR2_ABRMODE_Pos)
ï-USART_CR2_RTOEN_Pos (23U)
ð-USART_CR2_RTOEN_Msk (0x1UL << USART_CR2_RTOEN_Pos)
ñ-USART_CR2_RTOEN USART_CR2_RTOEN_Msk
ò-USART_CR2_ADD_Pos (24U)
ó-USART_CR2_ADD_Msk (0xFFUL << USART_CR2_ADD_Pos)
ô-USART_CR2_ADD USART_CR2_ADD_Msk
÷-USART_CR3_EIE_Pos (0U)
ø-USART_CR3_EIE_Msk (0x1UL << USART_CR3_EIE_Pos)
ù-USART_CR3_EIE USART_CR3_EIE_Msk
ú-USART_CR3_IREN_Pos (1U)
û-USART_CR3_IREN_Msk (0x1UL << USART_CR3_IREN_Pos)
ü-USART_CR3_IREN USART_CR3_IREN_Msk
ý-USART_CR3_IRLP_Pos (2U)
þ-USART_CR3_IRLP_Msk (0x1UL << USART_CR3_IRLP_Pos)
ÿ-USART_CR3_IRLP USART_CR3_IRLP_Msk
€.USART_CR3_HDSEL_Pos (3U)
.USART_CR3_HDSEL_Msk (0x1UL << USART_CR3_HDSEL_Pos)
‚.USART_CR3_HDSEL USART_CR3_HDSEL_Msk
ƒ.USART_CR3_NACK_Pos (4U)
„.USART_CR3_NACK_Msk (0x1UL << USART_CR3_NACK_Pos)
….USART_CR3_NACK USART_CR3_NACK_Msk
†.USART_CR3_SCEN_Pos (5U)
‡.USART_CR3_SCEN_Msk (0x1UL << USART_CR3_SCEN_Pos)
ˆ.USART_CR3_SCEN USART_CR3_SCEN_Msk
‰.USART_CR3_DMAR_Pos (6U)
Š.USART_CR3_DMAR_Msk (0x1UL << USART_CR3_DMAR_Pos)
‹.USART_CR3_DMAR USART_CR3_DMAR_Msk
Œ.USART_CR3_DMAT_Pos (7U)
.USART_CR3_DMAT_Msk (0x1UL << USART_CR3_DMAT_Pos)
Ž.USART_CR3_DMAT USART_CR3_DMAT_Msk
.USART_CR3_RTSE_Pos (8U)
.USART_CR3_RTSE_Msk (0x1UL << USART_CR3_RTSE_Pos)
‘.USART_CR3_RTSE USART_CR3_RTSE_Msk
’.USART_CR3_CTSE_Pos (9U)
“.USART_CR3_CTSE_Msk (0x1UL << USART_CR3_CTSE_Pos)
”.USART_CR3_CTSE USART_CR3_CTSE_Msk
•.USART_CR3_CTSIE_Pos (10U)
–.USART_CR3_CTSIE_Msk (0x1UL << USART_CR3_CTSIE_Pos)
—.USART_CR3_CTSIE USART_CR3_CTSIE_Msk
˜.USART_CR3_ONEBIT_Pos (11U)
™.USART_CR3_ONEBIT_Msk (0x1UL << USART_CR3_ONEBIT_Pos)
š.USART_CR3_ONEBIT USART_CR3_ONEBIT_Msk
›.USART_CR3_OVRDIS_Pos (12U)
œ.USART_CR3_OVRDIS_Msk (0x1UL << USART_CR3_OVRDIS_Pos)
.USART_CR3_OVRDIS USART_CR3_OVRDIS_Msk
ž.USART_CR3_DDRE_Pos (13U)
Ÿ.USART_CR3_DDRE_Msk (0x1UL << USART_CR3_DDRE_Pos)
 .USART_CR3_DDRE USART_CR3_DDRE_Msk
¡.USART_CR3_DEM_Pos (14U)
¢.USART_CR3_DEM_Msk (0x1UL << USART_CR3_DEM_Pos)
£.USART_CR3_DEM USART_CR3_DEM_Msk
¤.USART_CR3_DEP_Pos (15U)
¥.USART_CR3_DEP_Msk (0x1UL << USART_CR3_DEP_Pos)
¦.USART_CR3_DEP USART_CR3_DEP_Msk
§.USART_CR3_SCARCNT_Pos (17U)
¨.USART_CR3_SCARCNT_Msk (0x7UL << USART_CR3_SCARCNT_Pos)
©.USART_CR3_SCARCNT USART_CR3_SCARCNT_Msk
ª.USART_CR3_SCARCNT_0 (0x1UL << USART_CR3_SCARCNT_Pos)
«.USART_CR3_SCARCNT_1 (0x2UL << USART_CR3_SCARCNT_Pos)
¬.USART_CR3_SCARCNT_2 (0x4UL << USART_CR3_SCARCNT_Pos)
­.USART_CR3_WUS_Pos (20U)
®.USART_CR3_WUS_Msk (0x3UL << USART_CR3_WUS_Pos)
¯.USART_CR3_WUS USART_CR3_WUS_Msk
°.USART_CR3_WUS_0 (0x1UL << USART_CR3_WUS_Pos)
±.USART_CR3_WUS_1 (0x2UL << USART_CR3_WUS_Pos)
².USART_CR3_WUFIE_Pos (22U)
³.USART_CR3_WUFIE_Msk (0x1UL << USART_CR3_WUFIE_Pos)
´.USART_CR3_WUFIE USART_CR3_WUFIE_Msk
µ.USART_CR3_UCESM_Pos (23U)
¶.USART_CR3_UCESM_Msk (0x1UL << USART_CR3_UCESM_Pos)
·.USART_CR3_UCESM USART_CR3_UCESM_Msk
º.USART_BRR_DIV_FRACTION_Pos (0U)
».USART_BRR_DIV_FRACTION_Msk (0xFUL << USART_BRR_DIV_FRACTION_Pos)
¼.USART_BRR_DIV_FRACTION USART_BRR_DIV_FRACTION_Msk
½.USART_BRR_DIV_MANTISSA_Pos (4U)
¾.USART_BRR_DIV_MANTISSA_Msk (0xFFFUL << USART_BRR_DIV_MANTISSA_Pos)
¿.USART_BRR_DIV_MANTISSA USART_BRR_DIV_MANTISSA_Msk
Â.USART_GTPR_PSC_Pos (0U)
Ã.USART_GTPR_PSC_Msk (0xFFUL << USART_GTPR_PSC_Pos)
Ä.USART_GTPR_PSC USART_GTPR_PSC_Msk
Å.USART_GTPR_GT_Pos (8U)
Æ.USART_GTPR_GT_Msk (0xFFUL << USART_GTPR_GT_Pos)
Ç.USART_GTPR_GT USART_GTPR_GT_Msk
Ë.USART_RTOR_RTO_Pos (0U)
Ì.USART_RTOR_RTO_Msk (0xFFFFFFUL << USART_RTOR_RTO_Pos)
Í.USART_RTOR_RTO USART_RTOR_RTO_Msk
Î.USART_RTOR_BLEN_Pos (24U)
Ï.USART_RTOR_BLEN_Msk (0xFFUL << USART_RTOR_BLEN_Pos)
Ð.USART_RTOR_BLEN USART_RTOR_BLEN_Msk
Ó.USART_RQR_ABRRQ_Pos (0U)
Ô.USART_RQR_ABRRQ_Msk (0x1UL << USART_RQR_ABRRQ_Pos)
Õ.USART_RQR_ABRRQ USART_RQR_ABRRQ_Msk
Ö.USART_RQR_SBKRQ_Pos (1U)
×.USART_RQR_SBKRQ_Msk (0x1UL << USART_RQR_SBKRQ_Pos)
Ø.USART_RQR_SBKRQ USART_RQR_SBKRQ_Msk
Ù.USART_RQR_MMRQ_Pos (2U)
Ú.USART_RQR_MMRQ_Msk (0x1UL << USART_RQR_MMRQ_Pos)
Û.USART_RQR_MMRQ USART_RQR_MMRQ_Msk
Ü.USART_RQR_RXFRQ_Pos (3U)
Ý.USART_RQR_RXFRQ_Msk (0x1UL << USART_RQR_RXFRQ_Pos)
Þ.USART_RQR_RXFRQ USART_RQR_RXFRQ_Msk
ß.USART_RQR_TXFRQ_Pos (4U)
à.USART_RQR_TXFRQ_Msk (0x1UL << USART_RQR_TXFRQ_Pos)
á.USART_RQR_TXFRQ USART_RQR_TXFRQ_Msk
ä.USART_ISR_PE_Pos (0U)
å.USART_ISR_PE_Msk (0x1UL << USART_ISR_PE_Pos)
æ.USART_ISR_PE USART_ISR_PE_Msk
ç.USART_ISR_FE_Pos (1U)
è.USART_ISR_FE_Msk (0x1UL << USART_ISR_FE_Pos)
é.USART_ISR_FE USART_ISR_FE_Msk
ê.USART_ISR_NE_Pos (2U)
ë.USART_ISR_NE_Msk (0x1UL << USART_ISR_NE_Pos)
ì.USART_ISR_NE USART_ISR_NE_Msk
í.USART_ISR_ORE_Pos (3U)
î.USART_ISR_ORE_Msk (0x1UL << USART_ISR_ORE_Pos)
ï.USART_ISR_ORE USART_ISR_ORE_Msk
ð.USART_ISR_IDLE_Pos (4U)
ñ.USART_ISR_IDLE_Msk (0x1UL << USART_ISR_IDLE_Pos)
ò.USART_ISR_IDLE USART_ISR_IDLE_Msk
ó.USART_ISR_RXNE_Pos (5U)
ô.USART_ISR_RXNE_Msk (0x1UL << USART_ISR_RXNE_Pos)
õ.USART_ISR_RXNE USART_ISR_RXNE_Msk
ö.USART_ISR_TC_Pos (6U)
÷.USART_ISR_TC_Msk (0x1UL << USART_ISR_TC_Pos)
ø.USART_ISR_TC USART_ISR_TC_Msk
ù.USART_ISR_TXE_Pos (7U)
ú.USART_ISR_TXE_Msk (0x1UL << USART_ISR_TXE_Pos)
û.USART_ISR_TXE USART_ISR_TXE_Msk
ü.USART_ISR_LBDF_Pos (8U)
ý.USART_ISR_LBDF_Msk (0x1UL << USART_ISR_LBDF_Pos)
þ.USART_ISR_LBDF USART_ISR_LBDF_Msk
ÿ.USART_ISR_CTSIF_Pos (9U)
€/USART_ISR_CTSIF_Msk (0x1UL << USART_ISR_CTSIF_Pos)
/USART_ISR_CTSIF USART_ISR_CTSIF_Msk
‚/USART_ISR_CTS_Pos (10U)
ƒ/USART_ISR_CTS_Msk (0x1UL << USART_ISR_CTS_Pos)
„/USART_ISR_CTS USART_ISR_CTS_Msk
…/USART_ISR_RTOF_Pos (11U)
†/USART_ISR_RTOF_Msk (0x1UL << USART_ISR_RTOF_Pos)
‡/USART_ISR_RTOF USART_ISR_RTOF_Msk
ˆ/USART_ISR_EOBF_Pos (12U)
‰/USART_ISR_EOBF_Msk (0x1UL << USART_ISR_EOBF_Pos)
Š/USART_ISR_EOBF USART_ISR_EOBF_Msk
‹/USART_ISR_ABRE_Pos (14U)
Œ/USART_ISR_ABRE_Msk (0x1UL << USART_ISR_ABRE_Pos)
/USART_ISR_ABRE USART_ISR_ABRE_Msk
Ž/USART_ISR_ABRF_Pos (15U)
/USART_ISR_ABRF_Msk (0x1UL << USART_ISR_ABRF_Pos)
/USART_ISR_ABRF USART_ISR_ABRF_Msk
‘/USART_ISR_BUSY_Pos (16U)
’/USART_ISR_BUSY_Msk (0x1UL << USART_ISR_BUSY_Pos)
“/USART_ISR_BUSY USART_ISR_BUSY_Msk
”/USART_ISR_CMF_Pos (17U)
•/USART_ISR_CMF_Msk (0x1UL << USART_ISR_CMF_Pos)
–/USART_ISR_CMF USART_ISR_CMF_Msk
—/USART_ISR_SBKF_Pos (18U)
˜/USART_ISR_SBKF_Msk (0x1UL << USART_ISR_SBKF_Pos)
™/USART_ISR_SBKF USART_ISR_SBKF_Msk
š/USART_ISR_RWU_Pos (19U)
›/USART_ISR_RWU_Msk (0x1UL << USART_ISR_RWU_Pos)
œ/USART_ISR_RWU USART_ISR_RWU_Msk
/USART_ISR_WUF_Pos (20U)
ž/USART_ISR_WUF_Msk (0x1UL << USART_ISR_WUF_Pos)
Ÿ/USART_ISR_WUF USART_ISR_WUF_Msk
 /USART_ISR_TEACK_Pos (21U)
¡/USART_ISR_TEACK_Msk (0x1UL << USART_ISR_TEACK_Pos)
¢/USART_ISR_TEACK USART_ISR_TEACK_Msk
£/USART_ISR_REACK_Pos (22U)
¤/USART_ISR_REACK_Msk (0x1UL << USART_ISR_REACK_Pos)
¥/USART_ISR_REACK USART_ISR_REACK_Msk
¨/USART_ICR_PECF_Pos (0U)
©/USART_ICR_PECF_Msk (0x1UL << USART_ICR_PECF_Pos)
ª/USART_ICR_PECF USART_ICR_PECF_Msk
«/USART_ICR_FECF_Pos (1U)
¬/USART_ICR_FECF_Msk (0x1UL << USART_ICR_FECF_Pos)
­/USART_ICR_FECF USART_ICR_FECF_Msk
®/USART_ICR_NCF_Pos (2U)
¯/USART_ICR_NCF_Msk (0x1UL << USART_ICR_NCF_Pos)
°/USART_ICR_NCF USART_ICR_NCF_Msk
±/USART_ICR_ORECF_Pos (3U)
²/USART_ICR_ORECF_Msk (0x1UL << USART_ICR_ORECF_Pos)
³/USART_ICR_ORECF USART_ICR_ORECF_Msk
´/USART_ICR_IDLECF_Pos (4U)
µ/USART_ICR_IDLECF_Msk (0x1UL << USART_ICR_IDLECF_Pos)
¶/USART_ICR_IDLECF USART_ICR_IDLECF_Msk
·/USART_ICR_TCCF_Pos (6U)
¸/USART_ICR_TCCF_Msk (0x1UL << USART_ICR_TCCF_Pos)
¹/USART_ICR_TCCF USART_ICR_TCCF_Msk
º/USART_ICR_LBDCF_Pos (8U)
»/USART_ICR_LBDCF_Msk (0x1UL << USART_ICR_LBDCF_Pos)
¼/USART_ICR_LBDCF USART_ICR_LBDCF_Msk
½/USART_ICR_CTSCF_Pos (9U)
¾/USART_ICR_CTSCF_Msk (0x1UL << USART_ICR_CTSCF_Pos)
¿/USART_ICR_CTSCF USART_ICR_CTSCF_Msk
À/USART_ICR_RTOCF_Pos (11U)
Á/USART_ICR_RTOCF_Msk (0x1UL << USART_ICR_RTOCF_Pos)
Â/USART_ICR_RTOCF USART_ICR_RTOCF_Msk
Ã/USART_ICR_EOBCF_Pos (12U)
Ä/USART_ICR_EOBCF_Msk (0x1UL << USART_ICR_EOBCF_Pos)
Å/USART_ICR_EOBCF USART_ICR_EOBCF_Msk
Æ/USART_ICR_CMCF_Pos (17U)
Ç/USART_ICR_CMCF_Msk (0x1UL << USART_ICR_CMCF_Pos)
È/USART_ICR_CMCF USART_ICR_CMCF_Msk
É/USART_ICR_WUCF_Pos (20U)
Ê/USART_ICR_WUCF_Msk (0x1UL << USART_ICR_WUCF_Pos)
Ë/USART_ICR_WUCF USART_ICR_WUCF_Msk
Î/USART_ICR_NECF USART_ICR_NCF
Ñ/USART_RDR_RDR_Pos (0U)
Ò/USART_RDR_RDR_Msk (0x1FFUL << USART_RDR_RDR_Pos)
Ó/USART_RDR_RDR USART_RDR_RDR_Msk
Ö/USART_TDR_TDR_Pos (0U)
×/USART_TDR_TDR_Msk (0x1FFUL << USART_TDR_TDR_Pos)
Ø/USART_TDR_TDR USART_TDR_TDR_Msk
á/WWDG_CR_T_Pos (0U)
â/WWDG_CR_T_Msk (0x7FUL << WWDG_CR_T_Pos)
ã/WWDG_CR_T WWDG_CR_T_Msk
ä/WWDG_CR_T_0 (0x01UL << WWDG_CR_T_Pos)
å/WWDG_CR_T_1 (0x02UL << WWDG_CR_T_Pos)
æ/WWDG_CR_T_2 (0x04UL << WWDG_CR_T_Pos)
ç/WWDG_CR_T_3 (0x08UL << WWDG_CR_T_Pos)
è/WWDG_CR_T_4 (0x10UL << WWDG_CR_T_Pos)
é/WWDG_CR_T_5 (0x20UL << WWDG_CR_T_Pos)
ê/WWDG_CR_T_6 (0x40UL << WWDG_CR_T_Pos)
í/WWDG_CR_T0 WWDG_CR_T_0
î/WWDG_CR_T1 WWDG_CR_T_1
ï/WWDG_CR_T2 WWDG_CR_T_2
ð/WWDG_CR_T3 WWDG_CR_T_3
ñ/WWDG_CR_T4 WWDG_CR_T_4
ò/WWDG_CR_T5 WWDG_CR_T_5
ó/WWDG_CR_T6 WWDG_CR_T_6
õ/WWDG_CR_WDGA_Pos (7U)
ö/WWDG_CR_WDGA_Msk (0x1UL << WWDG_CR_WDGA_Pos)
÷/WWDG_CR_WDGA WWDG_CR_WDGA_Msk
ú/WWDG_CFR_W_Pos (0U)
û/WWDG_CFR_W_Msk (0x7FUL << WWDG_CFR_W_Pos)
ü/WWDG_CFR_W WWDG_CFR_W_Msk
ý/WWDG_CFR_W_0 (0x01UL << WWDG_CFR_W_Pos)
þ/WWDG_CFR_W_1 (0x02UL << WWDG_CFR_W_Pos)
ÿ/WWDG_CFR_W_2 (0x04UL << WWDG_CFR_W_Pos)
€0WWDG_CFR_W_3 (0x08UL << WWDG_CFR_W_Pos)
0WWDG_CFR_W_4 (0x10UL << WWDG_CFR_W_Pos)
‚0WWDG_CFR_W_5 (0x20UL << WWDG_CFR_W_Pos)
ƒ0WWDG_CFR_W_6 (0x40UL << WWDG_CFR_W_Pos)
†0WWDG_CFR_W0 WWDG_CFR_W_0
‡0WWDG_CFR_W1 WWDG_CFR_W_1
ˆ0WWDG_CFR_W2 WWDG_CFR_W_2
‰0WWDG_CFR_W3 WWDG_CFR_W_3
Š0WWDG_CFR_W4 WWDG_CFR_W_4
‹0WWDG_CFR_W5 WWDG_CFR_W_5
Œ0WWDG_CFR_W6 WWDG_CFR_W_6
Ž0WWDG_CFR_WDGTB_Pos (7U)
0WWDG_CFR_WDGTB_Msk (0x3UL << WWDG_CFR_WDGTB_Pos)
0WWDG_CFR_WDGTB WWDG_CFR_WDGTB_Msk
‘0WWDG_CFR_WDGTB_0 (0x1UL << WWDG_CFR_WDGTB_Pos)
’0WWDG_CFR_WDGTB_1 (0x2UL << WWDG_CFR_WDGTB_Pos)
•0WWDG_CFR_WDGTB0 WWDG_CFR_WDGTB_0
–0WWDG_CFR_WDGTB1 WWDG_CFR_WDGTB_1
˜0WWDG_CFR_EWI_Pos (9U)
™0WWDG_CFR_EWI_Msk (0x1UL << WWDG_CFR_EWI_Pos)
š0WWDG_CFR_EWI WWDG_CFR_EWI_Msk
0WWDG_SR_EWIF_Pos (0U)
ž0WWDG_SR_EWIF_Msk (0x1UL << WWDG_SR_EWIF_Pos)
Ÿ0WWDG_SR_EWIF WWDG_SR_EWIF_Msk
®0IS_ADC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == ADC1)
¯0IS_ADC_COMMON_INSTANCE(INSTANCE) ((INSTANCE) == ADC1_COMMON)
²0IS_COMP_ALL_INSTANCE(INSTANCE) (((INSTANCE) == COMP1) || ((INSTANCE) == COMP2))
µ0IS_COMP_COMMON_INSTANCE(COMMON_INSTANCE) ((COMMON_INSTANCE) == COMP12_COMMON)
¸0IS_CRC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == CRC)
»0IS_DMA_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DMA1_Channel1) || ((INSTANCE) == DMA1_Channel2) || ((INSTANCE) == DMA1_Channel3) || ((INSTANCE) == DMA1_Channel4) || ((INSTANCE) == DMA1_Channel5) || ((INSTANCE) == DMA1_Channel6) || ((INSTANCE) == DMA1_Channel7))
Ä0IS_GPIO_ALL_INSTANCE(INSTANCE) (((INSTANCE) == GPIOA) || ((INSTANCE) == GPIOB) || ((INSTANCE) == GPIOC) || ((INSTANCE) == GPIOD) || ((INSTANCE) == GPIOE) || ((INSTANCE) == GPIOH))
Ë0IS_GPIO_AF_INSTANCE(INSTANCE) (((INSTANCE) == GPIOA) || ((INSTANCE) == GPIOB) || ((INSTANCE) == GPIOC) || ((INSTANCE) == GPIOD) || ((INSTANCE) == GPIOE))
Ò0IS_I2C_ALL_INSTANCE(INSTANCE) (((INSTANCE) == I2C1) || ((INSTANCE) == I2C2) || ((INSTANCE) == I2C3))
×0IS_I2C_WAKEUP_FROMSTOP_INSTANCE(INSTANCE) (((INSTANCE) == I2C1) || ((INSTANCE) == I2C3))
Ü0IS_I2S_ALL_INSTANCE(INSTANCE) ((INSTANCE) == SPI2)
à0IS_RTC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == RTC)
ã0IS_SMBUS_INSTANCE(INSTANCE) (((INSTANCE) == I2C1) || ((INSTANCE) == I2C3))
ç0IS_SPI_ALL_INSTANCE(INSTANCE) (((INSTANCE) == SPI1) || ((INSTANCE) == SPI2))
ë0IS_LPTIM_INSTANCE(INSTANCE) ((INSTANCE) == LPTIM1)
î0IS_LPTIM_ENCODER_INTERFACE_INSTANCE(INSTANCE) ((INSTANCE) == LPTIM1)
ñ0IS_TIM_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM6) || ((INSTANCE) == TIM7) || ((INSTANCE) == TIM21) || ((INSTANCE) == TIM22))
ù0IS_TIM_CC1_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM21) || ((INSTANCE) == TIM22))
ÿ0IS_TIM_CC2_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM21) || ((INSTANCE) == TIM22))
…1IS_TIM_CC3_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || ((INSTANCE) == TIM3))
‰1IS_TIM_CC4_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || ((INSTANCE) == TIM3))
1IS_TIM_DMA_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM6) || ((INSTANCE) == TIM7))
“1IS_TIM_DMA_CC_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || ((INSTANCE) == TIM3))
—1IS_TIM_DMABURST_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || ((INSTANCE) == TIM3))
›1IS_TIM_CCX_INSTANCE(INSTANCE,CHANNEL) (((((INSTANCE) == TIM2) || ((INSTANCE) == TIM3)) && (((CHANNEL) == TIM_CHANNEL_1) || ((CHANNEL) == TIM_CHANNEL_2) || ((CHANNEL) == TIM_CHANNEL_3) || ((CHANNEL) == TIM_CHANNEL_4))) || (((INSTANCE) == TIM21) && (((CHANNEL) == TIM_CHANNEL_1) || ((CHANNEL) == TIM_CHANNEL_2))) || (((INSTANCE) == TIM22) && (((CHANNEL) == TIM_CHANNEL_1) || ((CHANNEL) == TIM_CHANNEL_2))))
­1IS_TIM_CLOCK_DIVISION_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM21) || ((INSTANCE) == TIM22))
³1IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM21))
¸1IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM21) || ((INSTANCE) == TIM22))
¾1IS_TIM_CLOCKSOURCE_TIX_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM21))
Ã1IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM21) || ((INSTANCE) == TIM22))
É1IS_TIM_COUNTER_MODE_SELECT_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM21) || ((INSTANCE) == TIM22))
Ï1IS_TIM_ENCODER_INTERFACE_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM21) || ((INSTANCE) == TIM22))
Õ1IS_TIM_ETR_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM21) || ((INSTANCE) == TIM22))
Û1IS_TIM_MASTER_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM6) || ((INSTANCE) == TIM7) || ((INSTANCE) == TIM21) || ((INSTANCE) == TIM22))
ã1IS_TIM_SLAVE_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM21) || ((INSTANCE) == TIM22))
é1IS_TIM_REMAP_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM21) || ((INSTANCE) == TIM22))
ï1IS_TIM_OCXREF_CLEAR_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || ((INSTANCE) == TIM3))
ó1IS_TIM_XOR_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || ((INSTANCE) == TIM3))
÷1IS_UART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || ((INSTANCE) == USART2) || ((INSTANCE) == USART4) || ((INSTANCE) == USART5))
ý1IS_USART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || ((INSTANCE) == USART2) || ((INSTANCE) == USART4) || ((INSTANCE) == USART5))
„2IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || ((INSTANCE) == USART2))
ˆ2IS_UART_DRIVER_ENABLE_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || ((INSTANCE) == USART2) || ((INSTANCE) == USART4) || ((INSTANCE) == USART5) || ((INSTANCE) == LPUART1))
2IS_UART_HALFDUPLEX_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || ((INSTANCE) == USART2) || ((INSTANCE) == USART4) || ((INSTANCE) == USART5) || ((INSTANCE) == LPUART1))
–2IS_UART_LIN_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || ((INSTANCE) == USART2))
š2IS_UART_WAKEUP_FROMSTOP_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || ((INSTANCE) == USART2) || ((INSTANCE) == LPUART1))
Ÿ2IS_UART_HWFLOW_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || ((INSTANCE) == USART2) || ((INSTANCE) == USART4) || ((INSTANCE) == USART5) || ((INSTANCE) == LPUART1))
¦2IS_SMARTCARD_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || ((INSTANCE) == USART2))
ª2IS_IRDA_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || ((INSTANCE) == USART2))
®2IS_LPUART_INSTANCE(INSTANCE) ((INSTANCE) == LPUART1)
±2IS_IWDG_ALL_INSTANCE(INSTANCE) ((INSTANCE) == IWDG)
´2IS_WWDG_ALL_INSTANCE(INSTANCE) ((INSTANCE) == WWDG)
Ä2RNG_LPUART1_IRQn LPUART1_IRQn
Å2AES_LPUART1_IRQn LPUART1_IRQn
Æ2AES_RNG_LPUART1_IRQn LPUART1_IRQn
Ç2TIM6_DAC_IRQn TIM6_IRQn
È2RCC_CRS_IRQn RCC_IRQn
É2DMA1_Channel4_5_IRQn DMA1_Channel4_5_6_7_IRQn
Ê2ADC1_IRQn ADC1_COMP_IRQn
Ë2SVC_IRQn SVCall_IRQn
Î2RNG_LPUART1_IRQHandler LPUART1_IRQHandler
Ï2AES_LPUART1_IRQHandler LPUART1_IRQHandler
Ð2AES_RNG_LPUART1_IRQHandler LPUART1_IRQHandler
Ñ2TIM6_DAC_IRQHandler TIM6_IRQHandler
Ò2RCC_CRS_IRQHandler RCC_IRQHandler
Ó2DMA1_Channel4_5_IRQHandler DMA1_Channel4_5_6_7_IRQHandler
Ô2ADC1_IRQHandler ADC1_COMP_IRQHandler

__stdint_h 
__ARMCLIB_VERSION 5060037
__INT64 __int64
__INT64_C_SUFFIX__ ll
__PASTE2(x,y) x ## y
__PASTE(x,y) __PASTE2(x, y)
__INT64_C(x) __ESCAPE__(__PASTE(x, __INT64_C_SUFFIX__))
__UINT64_C(x) __ESCAPE__(__PASTE(x ## u, __INT64_C_SUFFIX__))
__LONGLONG long long
#__STDINT_DECLS %__CLIBNS
,__CLIBNS 
sINT8_MIN -128
tINT16_MIN -32768
uINT32_MIN (~0x7fffffff)
vINT64_MIN __INT64_C(~0x7fffffffffffffff)
yINT8_MAX 127
zINT16_MAX 32767
{INT32_MAX 2147483647
|INT64_MAX __INT64_C(9223372036854775807)
UINT8_MAX 255
€
UINT16_MAX 65535

UINT32_MAX 4294967295u
‚
UINT64_MAX __UINT64_C(18446744073709551615)
‡
INT_LEAST8_MIN -128
ˆ
INT_LEAST16_MIN -32768
‰
INT_LEAST32_MIN (~0x7fffffff)
Š
INT_LEAST64_MIN __INT64_C(~0x7fffffffffffffff)

INT_LEAST8_MAX 127
Ž
INT_LEAST16_MAX 32767

INT_LEAST32_MAX 2147483647

INT_LEAST64_MAX __INT64_C(9223372036854775807)
“
UINT_LEAST8_MAX 255
”
UINT_LEAST16_MAX 65535
•
UINT_LEAST32_MAX 4294967295u
–
UINT_LEAST64_MAX __UINT64_C(18446744073709551615)
›
INT_FAST8_MIN (~0x7fffffff)
œ
INT_FAST16_MIN (~0x7fffffff)

INT_FAST32_MIN (~0x7fffffff)
ž
INT_FAST64_MIN __INT64_C(~0x7fffffffffffffff)
¡
INT_FAST8_MAX 2147483647
¢
INT_FAST16_MAX 2147483647
£
INT_FAST32_MAX 2147483647
¤
INT_FAST64_MAX __INT64_C(9223372036854775807)
§
UINT_FAST8_MAX 4294967295u
¨
UINT_FAST16_MAX 4294967295u
©
UINT_FAST32_MAX 4294967295u
ª
UINT_FAST64_MAX __UINT64_C(18446744073709551615)
²
INTPTR_MIN INT32_MIN
¹
INTPTR_MAX INT32_MAX
À
UINTPTR_MAX UINT32_MAX
Æ
INTMAX_MIN __ESCAPE__(~0x7fffffffffffffffll)
É
INTMAX_MAX __ESCAPE__(9223372036854775807ll)
Ì
UINTMAX_MAX __ESCAPE__(18446744073709551615ull)
Õ
PTRDIFF_MIN INT32_MIN
Ö
PTRDIFF_MAX INT32_MAX
Ú
SIG_ATOMIC_MIN (~0x7fffffff)
Û
SIG_ATOMIC_MAX 2147483647
á
SIZE_MAX UINT32_MAXç
WCHAR_MINè
WCHAR_MAX
î
WCHAR_MIN 0
ï
WCHAR_MAX 65535
ó
WINT_MIN (~0x7fffffff)
ô
WINT_MAX 2147483647
û
INT8_C(x) (x)
ü
INT16_C(x) (x)
ý
INT32_C(x) (x)
þ
INT64_C(x) __INT64_C(x)
€UINT8_C(x) (x ## u)
UINT16_C(x) (x ## u)
‚UINT32_C(x) (x ## u)
ƒUINT64_C(x) __UINT64_C(x)
†INTMAX_C(x) __ESCAPE__(x ## ll)
‡UINTMAX_C(x) __ESCAPE__(x ## ull)²__INT64³__LONGLONG&œg
ˆ
ÁHIDO_ATLiteCmdParse(¤k

ºHIDO_BaseQueueGetRear)¸l

ºHIDO_BaseQueueGetFront2Ìm
t
ºHIDO_BaseQueueGetContinuousSize'@o

ºHIDO_BaseQueueIsFull(Tp

ºHIDO_BaseQueueIsEmpty(hq
,
ºHIDO_BaseQueueDequeue(”r
,
ºHIDO_BaseQueueEnqueue%Às
(
ºHIDO_BaseQueueInit(èt
,
¼HIDO_ATLiteDeviceInit,v

¼HIDO_ATLiteDeviceRegister*0w

¼HIDO_ATLiteGetDebugFlag"4x
ø¼HIDO_ATLitePoll%,y
P
¼HIDO_ATLiteCmdSend&|z
T
¼HIDO_ATLiteDataSend#À}
 
¼HIDO_ATLiteEvent)à~

¼HIDO_ATLiteCmdSendOver(ä€
H
¶HIDO_ShellCmdRegister',‚

¶HIDO_ShellGetCmdName$<ƒ
`
¶HIDO_ShellExecute%œ„
ô¶HIDO_ShellSetInput(¸†
ü¶HIDO_ShellGetCmdCount%Ȉ
ø¶HIDO_ShellGetInput!Ȋ
 
¶HIDO_InputPoll%è‹
ô¶HIDO_InputRegister'Œ
(
¶HIDO_InputUserVerify0–
`
¸HIDO_VLQInit"—
$
¸HIDO_VLQDequeue+´˜

¸HIDO_VLQGetDequeueMember"ș
$
¸HIDO_VLQEnqueue+ìš
h
¸HIDO_VLQGetEnqueueMember&Tœ
(
¼HIDO_ArraryQueueOut*|

¼HIDO_ArraryQueueIsEmpty%”ž
(
¼HIDO_ArraryQueueIn)¼Ÿ

¼HIDO_ArraryQueueIsFull'Ô 
D
¼HIDO_ArraryQueueInit)¢
0
´HIDO_UtilIsAsciiString!H£

´HIDO_UtilBzero$H¤
L
´HIDO_UtilSnprintf#”¥
4
´HIDO_UtilStrnchr0Ȧ
`
´HIDO_UtilIPStringToByteArrary0(¨
°
´HIDO_UtilByteArrayToHexString&Ø©

´HIDO_UtilByteToChar'äª
`¿HIDO_UtilParseFormat'D­
4
´HIDO_UtilStrBufToInt*x®
8
´HIDO_UtilHexStrBufToInt'°¯

´HIDO_UtilHexStrToInt$Ì°
$
´HIDO_UtilStrToInt%ð±

´HIDO_UtilCharToHex$ô²
d
´HIDO_UtilStrSplit!X´
èµHIDO_TimerPoll$@µ
øµHIDO_TimerGetTick!8¶
ܵHIDO_TimerTick#·

µHIDO_TimerCancel" ¸
`
µHIDO_TimerStart#€¹
$
µHIDO_TimerCreate4¤º

©g_u32TimerTickÅg_u64TimerTick¤»

´HIDO_UnLock¼¼

´HIDO_Lock%˜¾
X
³HIDO_FSMStartTimer,<Á
0
³HIDO_FSMRegisterDebugFunc#lÂ
„
½HIDO_FSMRegister&ðÃ
Œ
½HIDO_FSMStateChange'$Ç
L
½HIDO_FSMEventExecute¥¨Ê
¨
µchan_idxËtx_configâpll2_configûrx_config
agc_config*
dwnsSFDlenB
sftshU
dtune1i
digital_bb_configˆ
lde_replicaCoeffþ<Óð
dwt_readdevid2
dwt_write16bitoffsetreg¬
dwt_write32bitoffsetreg,dwt_read16bitoffsetreg¬_dwt_aonconfiguploadÞ_dwt_aonarrayuploaddwt_entersleepaftertxDdwt_rxresethdwt_checkoverrun”_dwt_disablesequencing#PÌ

¼dwt_setrxtimeoutTÍ
,
Ãdwt_rxenable€Î
8
Ãdwt_starttx(¸Ï

¼dwt_setdelayedtrxtime"¸Ð

¼dwt_forcetrxoff$ÄÑ

¼dwt_syncrxbufptrs%¸Ó

¼dwt_configuresleep!ÐÔ
ä¼dwt_entersleep&Ö
ü¼dwt_readrxtimestamp!Œ×
 
¼dwt_readrxdata#¬Ø
@
Ãdwt_writetxfctrl"ìÙ
H
Ãdwt_writetxdata(4Û
ü¼dwt_settxantennadelay(0Ü
ü¼dwt_setrxantennadelay ,Ý
¼
Ãdwt_configure!èÞ

Ã_dwt_configlde!ðß
¸
Ãdwt_initialise¨á
0
¼_dwt_otpreadØâ

¼dwt_xtaltrim(Üã

¼_dwt_loaducodefromrom$äå

Ã_dwt_enableclocks$é
l
Ãdwt_writetodevice)Xë
p
Ãdwt_read32bitoffsetreg%Èì
l
Ãdwt_readfromdevice-4î
ü°UID_ERRORßmodule_powerK,ØH
½SX126x_CS_DiÓSpiInOut
SX126xWaitOnBusy0
hspi1!0ï
à¸SX126xAntSwOff ð
à¸SX126xAntSwOn$ðð

¸SX126xGetPaSelect%øñ
ô¸SX126xSetRfTxPower#ìò
,
¸SX126xReadBuffer$ô
,
¸SX126xWriteBuffer%Dõ

¸SX126xReadRegister&`ö
0
¸SX126xReadRegisters&÷

¸SX126xWriteRegister'”ø
0
¸SX126xWriteRegisters$Äù
,
¸SX126xReadCommand%ðú
,
¸SX126xWriteCommandü
ܸSX126xWakeupÈý
ܸSX126xReset    
t٘ÕSX126xSetDio2AsRfSwitchCtrl
SX126xSetStandby7
SX126xGetOperatingModel
SX126xSetPayload
SX126xGetPacketTypeÐ
SX126xSetTxSX126xSetCrcSeed@SX126xSetCrcPolynomial…SX126xSetRx¼SX126xSetPaConfig%SX126xSetPacketType'\
²SX126xClearIrqStatus(`
(
²SX126xGetPacketStatus$ˆ
²SX126xGetRssiInst- ,
²SX126xSetBufferBaseAddress(Ì,
²SX126xSetPacketParams,ø,
²SX126xSetModulationParams$$
²SX126xSetTxParams'    
²SX126xSetRfFrequency% 

²SX126xGetIrqStatus(0@
²SX126xSetDioIrqParams'h 
²SX126xCalibrateImage)pð²SX126xSetRegulatorMode.`ø²SX126xSetLoRaSymbNumTimeout7X
»SX126xSetStopRxTimerOnPreambleDetect,`ä²SX126xSetTxContinuousWaveDزSX126xSetCad'
²SX126xSetRxDutyCycle%8
²SX126xSetRxBoosted!<ð²SX126xSetSleep)
²SX126xSetWhiteningSeed$À
²SX126xSetSyncWord$È
²SX126xSendPayload#´4
²SX126xGetPayload*èL
²SX126xGetRxBufferStatus)à ø²SX126xCheckDeviceReady¨"à²SX126xInit!(%
úFrequencyErrorNÝ:
RadioSetChannel_
RadioSleep
RadioRx¡
RadioStandby"@&
±RadioIrqProcess%P'ô±RadioGetWakeupTime+D(
±RadioSetMaxPayloadLength"D)
±RadioReadBuffer#L*
±RadioWriteBufferT+ü±RadioReadP,ô±RadioWriteD-ø±RadioRssi+<.
±RadioSetTxContinuousWave H/رRadioStartCad& 0
±RadioSetRxDutyCycle!$1ì±RadioRxBoosted2ô±RadioSend!3œ
»RadioTimeOnAir( 4
ºRadioCheckRfFrequency#¬5ì
ºRadioSetTxConfig#˜7ø
ºRadioSetRxConfigX:
±RadioRandom%`;l
ºRadioIsChannelFree <?è±RadioSetModem($@øºRadioSetPublicNetwork!Að±RadioGetStatusBä±RadioInit ðBرRadioOnDioIrq¹èD®RadioÁBandwidthsÙFskBandwidthsôMaxPayloadLength
RxContinuous*
IrqFired]
TxTimeoutt
RxTimeoutÁ
RadioPktStatusÝ
RadioRxPayloadù
SX126xù߄µIrqFiredÄlora_yingda_flagõLoratx_frequency
wg_state
battary/
button>
stationary_flagV
anjian_flagj
lora_tx_flag
wg_report_id”
wg_report_freq«
no_yingdaflagÍ
usart5_stateî
lora_sendbuffer˜áXRadioøFаLoraInitÈGÔ°OnRxErrorœHÔ°OnRxTimeoutpIÔ°OnTxTimeout%DJ
°SwitchLoraSettingsLK
°OnRxDone\LаOnTxDone‡,M|¤RxDutyCycle_RX_timeÅRxDutyCycle_SLEEP_timeéLora_status
RssiValue
SnrValue/
BufferSizeG
freq_test^
Stateq
flag_writepara_needreset—
wg_lost_count²
power_and_keyå
RX_Bufferü
Lora_rece_errorlora_yingda_num6crc_valueMTX_Bufferdlora_chongfuyingda_flag‰Lora_rx_open_flag¨lora_zhuangtaiÄcurrent_countßcurrent_timeùstart_timeend_time'lora_seq_nb2ABeepchixutime\xiafayuyin_datayyuyin_sendflag•yuyinzidongguan_time·yuyin_no_sleep_flagØno_rx_flagðrec_indexrec_valuerec_delaytime9rx_countOtarget_countitm ¨Qø±HAL_Delay_nMS Rì±Delay_MsŒSì±Delay_UsLðç´
åLIS3DH_ReadReg&
LIS3DH_GetWHO_AM_I`
LIS3DH_WriteReg!xT<
·LIS3DH_SetMode#´Uà·LIS3DH_Data_Init&|W
·LIS3DH_WriteOneByte%PZ
·LIS3DH_ReadOneBytel[Ü·IIC2_Start!H\ø·IIC2_Send_Byte @]
·IIC2_Wait_Ack!L^,
ÈIIC2_Read_Bytex_Ø·IIC2_NAckP`Ø·IIC2_Ack(aØ·IIC2_Stopbô·delay_usBôb
«lisidtempÂlisidÕlis2dhdataíresponse¤éØ«dev_idücì¯Shell_Initöà
Ã
huart1ü÷@,regtag_map((’à
ÂUsartParseDataHandler ”
»UpdateProcess$•T
ÂSendComMap.x–ä¯mUsartReceivePackÎpwtag8<úü¬w28delayÓRGB_Set_DownéRGB_Rst#\—Ø°Set4LEDColor_Off4˜$
°Set4LEDColor šà°RGB_Set›Ô°RGB_Set_RED ԛØ°RGB_Set_GREEN¬œÔ°RGB_Set_BLUE €Ø°RGB_Set_WHITE!XžØ°RGB_Set_LEDOFFøŸÔ°RGB_Set_Up8ûدdelay_ms¤¡ð³Reset_DW1000~ü¸Êbat_percentÞstationary_flagöHeightEuwbledTgpsledcloraledspowerledwg_lost_countX¤œ
½MbxTagUwbRecô¥
´CmpTagInList%§`
´Anchor_RecNearPollã
`¨°»wg_stateÑlora_jianting_flagñsendcount
heatbeat_countñ
taglist_num
report_ancnumÊtemp231ßuwbdezhuangtaiûpclk1»tagid_listÓtagdist_listítagbat_listreport_ancdist"report_ancid<lora_sendbufferYseq_numnwg_report_freqŠwg_report_id¤gps_state»gps_chafenlingqiÙgps_satel_numôgps_signalpowergps_jingdu'gps_weidu<gps_heightRtp1cbar_height{flag_getwgresp—intheight°ÿàÃg_pairstart®ð°UWB_Wkup¯ 
°Checksum_u16 °Ô°Dw1000_InitWô°8
¤idÇuwbidÚusart_sendòtag_time_recv 
battary"
buttonF

8Ãbat_percentânomove_count÷chargedbg_flag
heart_time!
nomove_flag5
huart2O
fangchai_timee
taglist_num„
tagid_list 
tagdist_list³
yundong_stateÉ
yundong_timeé
tagbat_listû
htim3    beep_stateair780_stateÙl_stGPSéuwbledøgpsledloraledpowerled,²à­Main_Poll!³
­Uwb_Zubao_Poll+´
­Stop_Mode_chulelora_Poll!µø­Stop_Mode_Poll¶ø¶Program_Init·è­PowerLedTaskè·ЭIdleTask$º
­HexToAsciiSendUDPë»¡power_stateºchargeonÐimu_enableèGPS_successful_flag    
fangchai_flag$
fangchai_state@
only_one_flag[
only_one_flag1w
tagseq‹
uwb_send¡
LBS_data·
senddataÍ
GPS_dataã
qidong_time!½ܶparameter_init(è½
¶save_com_map_to_flash'ð¾تswname¾g_com_map0
p
<
fangchai_flagR
bat_percent!È¿ô³UDPClient_Init&¼À|
³UDPClient_Uploadhex&8˜
³UDPClient_UploadGPS!ÐÃ
³UDPClient_Poll&äÄ
³UDPClient_HeartbeatXÊŒ
Åheartbeasend_flagäbat_percent2þuserkey_state4g
beepontime¨Ë„
¯FLASH_Write,Í
¯FLASH_Read DÎ8
¯FLASH_Prepare'|ÏУtestflag¹test111!LÐ4
¶Get_VDDVlotage€Ñ
¶Get_Battary ˜Òì­Get_ADC_Value7„Óðªverfint_calÃadc_valØbat_volt
̶Uwb_CS_ditÔT
´readfromspiÈÕT
´writetospi&à×
­Spi_ChangePrescalerØ

¼SPI_WriteàØ
±SPI_Register ôÙ<
±SPI_ReadWrite/ì
¨Vhuart1ehuart2thuart3l”
¼

__stdin%
__stdout4
__stderrG
__aeabi_stdin[
__aeabi_stdoutp
__aeabi_stderr°Ýøµfputc¨Þl
®Uart_SendàT
®Uart_GetChar%há
®Uart_RxOverFromISR%„â4
®Uart_TxOverFromISR&¸ãü®Uart_RxErrorFromISR(´ä 
®Uart_ReConfigBaudRateÔåü®Uart_ReInitÐæ
®Uart_Init àç
®Uart_Register!ðè
®Uart_GetHandleP
È©huart5*Ìëì­HAL_UART_RxCpltCallback*¸ìì­HAL_UART_TxCpltCallback)¤íì­HAL_UART_ErrorCallback´

ÉDBG_SetModeîà­DBG_Initpï­DBG_PollŒñè­DBG_GetMode#Hó
­HIDO_DebugString dô@
­HIDO_DebugHex¤õ4
­HIDO_DebugExØö4
­HIDO_Debug!`ü(


chargedbg_flag Ü
²SPIFlash_Init'ø 
²SPIFlash_PinRegister'@
²SPIFlash_ReadJedecID!X\
²SPIFlash_Erase!´p
²SPIFlash_Write%$

²SPIFlash_BulkEraserø#
|ëGPS_PowerOnþGPS_data GPS_successful_flag)uwbled8gpsledGloraledWpowerledxô­GPS_Initlä­GPS_Poll"P
­GPS_PinRegister`Ô­GPS_PowerOffàt­GPS_ParseRMC`
G
l_stGPS"l$
ÌAIR780ELoc_Poll!8
ÌAIR780ELoc_Get!È ”ÖAIR780ELocProc&\#äÀg_stStateAIR780ELoc@$À
¹Socket_Recv&`
¹Socket_Send!`'(
¹Socket_Destroyˆ($
¹Socket_Close!¬)X
¹Socket_Connect +x
¹Socket_Create |,$
¹Socket_OnRecv" -x
¹Socket_RecvData"/(
¹Socket_OnClosed%@0,
¹Socket_OnConnected)l10
¹Socket_OnConnectFailed#œ2(
¹Socket_ClosedAll'Ä3
¹Socket_GetRemotePort'Ø4
¹Socket_GetRemoteAddr(ì5(
¹Socket_SetSocketState(7
¹Socket_GetSocketState!(8
¹Socket_GetType,89
¹Socket_GetSocketSendQueue";
¹Module_RunATCmd%(<ü¹Module_GetRunATCmd($=
¹Module_RunATCmdEnable(4>
¹Module_RunATCmdResult%H? 
¹Module_NeedPowerOn&h@ 
¹Module_NeedPowerOff!ˆA
¹Module_PowerOn"”B
¹Module_PowerOff$ C(
¹Module_PowerEvent!ÈD 
¹Module_SetCCID!èEø¹Module_GetCCID!àF
¹Module_SetIMSI!üGø¹Module_GetIMSI!ôH
¹Module_SetIMEI!Jø¹Module_GetIMEI0K
¹Module_LBSLocationNeedRequest- L0
¹Module_GetLBSLocationAsync+PM
¹Module_LBSLocationResult4lN
¹Module_SignalIntensityNeedRequest/ˆO$
¹Module_SignalIntensityResult °Sø»Internet_Init%¨Tü»Internet_IsIPReady ¤Uø»Internet_Poll"œV$
ÌAIR780ECSQ_Poll!ÀW8
ÌAIR780ECSQ_Get!øXÌ
ÖAIR780ECSQProc&ÄZäÀg_stStateAIR780ECSQ0œ4
x
çg_stStateAIR780ESocketSendAck%¨[”
ÏAIR780ESocket_Poll,<]ô
ÙAIR780ESocketSendDataProc)0_È
ÙAIR780ESocketCloseProc+ø`ü
ÙAIR780ESocketConnectProcsôbH
Ãg_stStateAIR780ESocketConnectîg_stStateAIR780ESocketClose
g_stStateAIR780ESocketSendData6
T
ÕLast4G$<e$
ÌAIR780E_IsIPReady*`fd
ÖAIR780EOpenWirelessProc+Ägh
ÖAIR780ECloseWirelessProc&,id
ÖAIR780ERunATCmdProc%j˜
ÖAIR780EIPCheckProc$(l`
ÖAIR780EIPPollProc%ˆmx
ÖAIR780EIPReadyProc$oø
ÖAIR780EIPInitProc.øpxÖAIR780ESearchingNetworkProc#psD
ÖAIR780EReadyProc"´t\
ÖAIR780EIdleProc'Ø{ô
ÖAIR780EATCmdInitProc.Ì}¬
ÖAIR780EWaitSimCardReadyProc'xè
ÖAIR780EATCmdTestProc%`ÖAIR780EPowerOnProc&xƒL
ÖAIR780EPowerOffProc"ĄH
ÖAIR780EInitProc†
ÖAIR780EProc-œ‡ØÀg_stFSMAIR780E'
g_stStateAIR780ERunATCmdM
g_stStateAIR780ECloseWirelessx
g_stStateAIR780EOpenWireless¢
g_stStateAIR780EÀ
g_stStateAIR780EInitâ
g_stStateAIR780EPowerOffg_stStateAIR780EPowerOn-g_stStateAIR780EATCmdTestTg_stStateAIR780EWaitSimCardReady‚g_stStateAIR780EATCmdInit©g_stStateAIR780EIdleËg_stStateAIR780EReadyîg_stStateAIR780EIPInitg_stStateAIR780EIPReady7g_stStateAIR780EIPPoll[g_stStateAIR780EIPCheck€g_stStateAIR780EWaitReady§g_stStateAIR780ESearchingNetwork%t‹<
ÏAIR780EDriver_Init)°Œx
ÏAIR780EDriver_FSMDebug,(Ž
ÏAIR780EDriver_PWRKEYReset*@
ÏAIR780EDriver_PWRKEYSet)X
ÏAIR780EDriver_PowerOff(p‘
ÏAIR780EDriver_PowerOn,„’L
ÏAIR780EDriver_PinRegisterô™ä¿SystemInitVؚ$
³SystemCoreClockÐAHBPrescTableëPLLMulTable
APBPrescTable,ü›
ÜHAL_UARTEx_WakeupCallback&ˆž@ÙHAL_UART_IRQHandler'ì¥Ì
ÙHAL_UART_Receive_DMA)¸§ÄÙUART_Start_Receive_DMA.°®
ÙHAL_UART_RxHalfCpltCallback(ȯÌ
ÙHAL_UART_Transmit_DMA.Ì´
ÙHAL_UART_TxHalfCpltCallback& ·Ì
ÙHAL_UART_Receive_IT(츨ÙUART_Start_Receive_IT-àÁ$
ÙHAL_UARTEx_RxEventCallback'ÃÌ
ÙHAL_UART_Transmit_IT$äÈœ
ÙHAL_UART_Transmit"€Ê,
ÙHAL_UART_DeInit ¬Ë(
ÙHAL_UART_Init!ÔÌ„
ÙUART_SetConfig(XÎ
ÙUART_AdvFeatureConfig&pϸÙUART_CheckIdleState.(Ò|
ÙUART_WaitOnFlagUntilTimeout((Ö@
ÛHAL_TIMEx_RemapConfig8h×t
ÛHAL_TIMEx_MasterConfigSynchronization,ÜØh
ØHAL_TIM_PWM_ConfigChannel#„ß(
ØHAL_TIM_PWM_Init*àáØHAL_SPI_TransmitReceive#øãÀ
ØHAL_SPI_TransmitÔè$
ØHAL_SPI_Init4<K
„
òRTC_ByteToBcd2;
RTC_Bcd2ToByteøé8
ØHAL_RTC_Init$0ëL
ØRTC_EnterInitMode#|ì8
ØRTC_ExitInitMode)´íD
ØHAL_RTC_WaitForSynchro%ÀL
(
æHAL_LPTIM_GetState'øî
ÚHAL_LPTIM_IRQHandler4ð 
ÚHAL_LPTIM_AutoReloadMatchCallback,0ñ
ÚHAL_LPTIM_TriggerCallback1Hò 
ÚHAL_LPTIM_CompareWriteCallback4hó 
ÚHAL_LPTIM_AutoReloadWriteCallback0ˆô
ÚHAL_LPTIM_DirectionUpCallback2¤õ 
ÚHAL_LPTIM_DirectionDownCallback(Äö0
ÚHAL_LPTIM_ReadCounter-ô÷x
ÚHAL_LPTIM_TimeOut_Start_IT lùä
ÚLPTIM_Disable!¬ü8
ÚHAL_LPTIM_Init%äýT
ÛHAL_SYSTICK_Config'8ÿ
ÛHAL_NVIC_SystemReset&T4
ÛHAL_NVIC_DisableIRQ%ˆ
4
ÛHAL_NVIC_EnableIRQ'¼D
ÛHAL_NVIC_SetPriority((`
ØHAL_PWR_EnterSTOPMode+ˆ
ØHAL_PWR_EnableBkUpAccess%8
ØHAL_DMA_IRQHandler#È8
ØHAL_DMA_Abort_IT 
4
ØHAL_DMA_Abort#4x
ØHAL_DMA_Start_IT!ø (
ØHAL_DMA_DeInit 0
ØHAL_DMA_Init+P
ÙHAL_GPIO_EXTI_IRQHandler$l8
ÙHAL_GPIO_WritePin#¤P
ÙHAL_GPIO_ReadPin"ôT
ÙHAL_GPIO_DeInit HT
ÙHAL_GPIO_Init"xX
pñFLASH_PageErase$œl
ÝHAL_FLASHEx_Erase!
ÚHAL_FLASH_Lock#¬
ÚHAL_FLASH_Unlock$È`
ÚHAL_FLASH_Program-(L
ÚFLASH_WaitForLastOperationˆäÎpFlash,l t
ÛHAL_RCCEx_PeriphCLKConfig&˜_
$
ìHAL_RCC_GetHCLKFreq'à!8
ØHAL_RCC_GetPCLK2Freq'#8
ØHAL_RCC_GetPCLK1Freq&P$l
ØHAL_RCC_ClockConfig$¼%Ð
ØHAL_RCC_OscConfig*Œ'„
ØHAL_RCC_GetSysClockFreq)(
ÔHAL_Delay8*
ÔHAL_GetTickH+øÔHAL_IncTick@,
ÔHAL_Init\-(
ÔHAL_InitTick7„.
ÈuwTickFreqàuwTickPrioøuwTick#”0(
ØHAL_ADC_GetState(¼1@
ØHAL_ADC_ConfigChannel#ü2(
ØHAL_ADC_GetValue,$4p
ØHAL_ADC_PollForConversion ”5@
ØHAL_ADC_Start8$
ØHAL_ADC_Init!$d

¼hdma_usart5_rx%09üÀHAL_UART_MspDeInit#,:„
ÀHAL_UART_MspInit&°;0
ÀHAL_TIM_MspPostInit&à<
ÀHAL_TIM_PWM_MspInit"à=,
ÀHAL_SPI_MspInit"?øÀHAL_RTC_MspInit$@üÀHAL_LPTIM_MspInit"A,
ÀHAL_ADC_MspInit,BäÀHAL_MspInit¢v
Õhadcâhlptim1òlastpoll_count    
interval_count 
slot_startcount8
tag_frequencyN
tyncpoll_timed
waitusart_timer|
group_id$Cä»USART2_IRQHandler$ôCä»USART1_IRQHandler&ØDè»USART4_5_IRQHandler$ÀEä»LPTIM1_IRQHandler-¤Fð»DMA1_Channel2_3_IRQHandler&”Gè»EXTI4_15_IRQHandler%|Hè»EXTI0_1_IRQHandler"dIä»SysTick_Handler!HJà»PendSV_Handler(Kà»SVC_Handler$Lä»HardFault_HandlerìLà»NMI_Handler’$e
xÂError_HandlerÚGPS_Close_Initó
Powerled_PollYundong_Panduan_Poll5imu_enableHfangchai_flag^fangchai_state1ØQø³HAL_LPTIM_CompareMatchCallback#ÐRܳGps_Chongqi_Poll%¬Sà³Sleep_Panduan_Poll(XUà³Fangchai_Panduan_Poll#WܳBat_Percent_PollàWT
ºmain)`[ô³HAL_GPIO_EXTI_Callback%T\h
³SystemClock_Configã
˜_¨§bat_percentÀnomove_flagÙbeep_stateñbat_time
yundong_state"
gpslednum9
air780_stateS
heart_timek
irq_num€
nomove_countš
fangchai_timeµ
yundong_timeÏ
uwbledã
gpsled÷
loraledpowerled"Close_RMC9hadcKhlptim1`hrtcrhspi1…htim3˜huart1¬huart2Àhuart5Ôhdma_usart5_rxðdev_idlastpoll_count interval_count<slot_startcountYtag_frequencytlastpoll_timegroup_id
P
 ÀP
ÌP
 ÔP
èP
 ðP
ÌT
 ÐT
šU
  U
ŠV
 V
îV
 ôV
W
 W
jW
 tW
ÂW
 ÄW
ØX
 èX
TY
 XY

[
 [
J[
 T[
p[
 x[
|[
 €[
ü^
 _
¢`
 ¨`
a
 $a
Ža
 ”a
Èb
 Øb
Äc
 ôc
Td
 xd
œd
  d
üd
 e
Æe
 f
f
 f
2f
 8f
Ff
 Lf
bf
 hf
~f
 „f
Þf
 g
rh
 Äh
öh
 i
Vi
 xi
²i
 ¸i
ˆj
 àj
k
 k
dk
 xk
Äk
 Èk
nl
 |l
Ðl
 èl
m
 m
@m
 Pm
Vn
 œn
(o
 `o
†p
 üp
äq
 (r
Ær
 Ðr
är
 ör
rs
 s
Æs
 Ìs
ðs
 øs
.t
 4t
tt
 ”t
Bu
 Tu
†u
 u
äv
 ,w
`w
 dw
Šx
 °x
Ìx
 Ðx
y
 y
"y
 (y
ty
 Œy
žz
 ¤z
{
 {
{
  {
|
 |
b|
 l|
¨|
 ¬|
F}
 P}
º}
 À}
ü}
 ~
¦~
 ¬~
Ò~
 à~

 
f
 t
º
 È
,€
 8€
¶€
 ø€
Ž
 ˜
.‚
 8‚
¸ƒ
 ðƒ
üƒ
 „
6„
 <„
R„
 X„
ڄ
 ð„
…
 …
À…
 ä…
(†
 4†
ˠ
 Ȇ
’ˆ
 œˆ
äˆ
 ìˆ

Š
 Š
þŠ
 ‹
4Œ
 @Œ
Ȍ
 ̌
N
 \
r
 x
ª
 ´
ú
 Ž
äŽ
 
4
 8
J
 P
ì
 ‘
*‘
 0‘
<‘
 @‘
d‘
 h‘
¢‘
 ¬‘
ø‘
 ü‘
n“
 |“
¢“
 ¬“
8”
 <”
T”
 X”
r”
 x”
Š”
 ”
ª”
 ´”
À”
 Ĕ
•
 (•
˜–
 ¤–
&˜
 @˜
T˜
 `˜
t˜
 €˜
ì˜
 ø˜
ܜ
 øœ
ҝ
 ؝
î
 ø
(ž
 ,ž
2Ÿ
 <Ÿ
²¢
 ¼¢
£
 £
z£
 ˆ£
¬¤
 ´¤
¤§
 °§
¨
 ¨¨
Ü©
 ü©
Zª
 `ª
¾ª
 Ī
.¬
 <¬
¬¬
 ´¬
–­
 œ­
ì­
 ô­
p®
 t®
²®
 ¸®
¯
 $¯
²±
 ¼±
²
 ²
j²
 t²
Ž²
 ”²
³
 \³
³
 ̳

´
 ´
v¶
 ‚¶
»
 ,»
»
 œ»
J¾
 ”¾
¢¿
 ¬¿
¼¿
 À¿
ô¿
 ø¿
*À
 4À
ŒÀ
 ”À
Á
 Á
Á
 $Á
:Á
 HÁ
NÁ
 TÁ
ØÁ
 èÁ
îÁ
 ôÁ
Â
 Â
dÂ
 |Â
‚Â
 ˆÂ
Ã
 $Ã
rÃ
 |Ã
šÃ
 ¤Ã
ØÃ
 ÜÃ
NÅ
 \Å
Ê
 Ê
JÊ
 PÊ
ŽÊ
 ”Ê
òÊ
 øÊ
VË
 \Ë
”Ë
 ˜Ë
ØË
 ÜË
2Ì
 8Ì
bÌ
 lÌ
”Ì
 ˜Ì
Í
 dÍ
ÆÍ
 ÐÍ
rÎ
 xÎ
\Ï
 dÏ
”Ï
 œÏ
ÐÏ
 ðÏ
TÐ
 `Ð
¾Ñ
 ÜÑ
Ò
 Ò
šÒ
 ¤Ò
ÔÒ
 ÜÒ
Ó
 Ó
DÓ
 LÓ
lÕ
 ¤Õ
4×
 `×
d×
 h×
l×
 p×
t×
 x×
†×
 Œ×
×
 ”×
ž×
 ¤×
Â×
 Ì×
Ø×
 Ü×
è×
 ì×
þ×
 Ø
Ø
 Ø
(Ø
 ,Ø
LØ
 TØ
^Ø
 dØ
„Ø
 ˆØ
®Ø
 ´Ø
ÚØ
 àØ
êØ
 ðØ
Ù
 Ù
PÙ
 `Ù
€Ù
 ˆÙ
¨Ù
 °Ù
ÀÙ
 ÄÙ
ÞÙ
 èÙ
VÚ
 dÚ
zÚ
 €Ú
¨Û
 üÜ
Ý
 Ý
RÝ
 XÝ
ÜÝ
 àÝ
>ß
 Dß
Pà
 Tà
²à
 Àà
˜á
 ¨á
Ôá
 Øá
Hâ
 Xâ
|â
 ˆâ
¾â
 Èâ
òâ
 üâ
&ã
 ,ã
`ã
 dã
Ðä
 ôä
æ
 ,æ
Øç
 øç
Tè
 Xè
¶è
 ¼è
Òè
 Øè
Bé
 Lé
¼é
 Àé
ê
 Ӑ
hë
 lë
‚ë
 ˆë
*ì
 0ì
Äì
 Ìì
øì
 üì
í
 í
Àí
 Äí
Üí
 àí
Fî
 \î
xî
 |î
ªî
 °î
,ï
 0ï
6ï
 <ï
ºï
 Äï
âï
 èï
:ð
 @ð
Œð
 ð
øð
 üð
*ñ
 0ñ
hñ
 lñ
ˆñ
 ñ
–
 ´ñ
Θ
 ˜ò
Nó
 dó
zó
 €ó
Þó
 èó
ô
 ô
Bô
 Lô
vô
 |ô
”ô
 ˜ô
¸ô
 ¼ô
úô
 õ
Šõ
 õ
Àõ
 Äõ
Úõ
 àõ
ö
 ö
^ö
 dö
ªö
 °ö
÷
 ÷
4÷
 D÷
¸÷
 Ä÷
ú÷
 ø
ø
 ø
Jø
 Tø
ˆø
 ø
dù
 xù
êù
 üù
0ú
 Dú
xú
 ˆú
öú
 û
´û
  ü
.ü
 4ü
ˆü
 ¤ü
Îü
 Øü
ý
 ,ý
dý
 lý
œý
 ¤ý
Ôý
 Üý
0þ
 Tþ
Œþ
 ´þ
jÿ
 „ÿ
âÿ
 üÿ
œ

 ¸

N


 l


è


 ü


´

 È

€

 ”



 $

`

 l

¨

 ´

Â

 Ð

N

 d

ò

 

ˆ

 ¨

6

 L

¦

 ¼

Ú

 è



 

R

 \

Ž

 œ

    

 $    

@    

 H    

\    

 h    

|    

 „    

˜    

      

²    

 ¼    

Р   

 Ø    


 


@


 H


¸


 À


è


 ð


r

 |

ê

 

h

 Œ

¢

 ¬

Î

 Ô

ä

 è

6 

 L 

” 

 ¤ 



  

Ú

 ä

ì

 ô

N

 \

²

 ¸

€

 „

X

 \

œ

 ¨

ò

 þ

H

 p



 

Ø

 ä

¾

 ´

‚

  

 

 $ 

† 

 ¤ 

ì 

 ø 

n!

 ¤!

ê!

 ô!

þ!

 "

"

 "

"

 $"

P"

 X"

Î"

 Ø"

ö"

 ü"

–#

 œ#

Ð#

 Ô#

ì#

 ð#

"$

 ($

–$

 œ$

Â$

 È$

%

 %

^%

 d%

8&

 <&

¼&

 À&

('

 <'

D(

 X(

z(

 (

$)

 @)

P)

 T)

l)

 t)

¢)

 ¨)

Ì)

 Ð)

ø)

 ü)

°*

 ¸*

¼*

 À*

Æ*

 Ì*

ò*

 ø*

J+

 \+

t+

 „+

à-

 ü-

2

 @2

æ4

 ø4

D6

 X6

Î8

 9

(9

 ,9

¤9

 ¬9

â:

 ô:

;

  ;

<

 $<

z<

 €<

=

 $=

>

 >

è>

 ü>

?

 ?

Ž@

 ¸@

fA

 „A

ÖA

 ÜA

<B

 DB

žB


¤B


 ñÿ)ÀG /PÀ
5ÔP
;ñÿNñÿa°x
t:|
„¬~
œP
­ä…
À
Ù°‘
úðÏ

ñÏd

`Ð
#
aÐ^

0
ÜÑ
?
ÝÑ8
L
Ò
[
Ò~
h
¤Ò
~
¥Ò0
’
ÜÒ
¨
ÝÒ0
¼
Ó
Ò
Ó0
æ
dÚ
ö
¼

,

 @)

7?

>¼ à>œ     HC ˆCˆ CŒ CŽ 
Iñÿdñÿ{
œ|
±&|
ǶÉ
ÛhÎ
ïÙ
ýèÙ
àí
 

.ô!

B"

V"

lñÿŒñÿ¬œˆ
¾|“
Ò@”
à؝
òäž
8£
˜¤
0¨
E¨¨
XñÿñÿÈa
ß
a
ô$a

%aj
4†
$Ȇ
7̆
JԆ
Yìˆ
u´‰
…ñÿÀñÿûñÿ/ñÿc¨Œ
o$‘
}0‘
‹@‘
–h‘
C ¥ñÿÝñÿñÿPñÿ‹ñÿÃñÿû¤–
@˜
(`˜
?€˜
Yø˜
m**

…ñÿÀñÿû(•
    ñÿY    ñÿ›    ñÿÕ    ñÿ
À|
$
Á|†
7
P}
T
\
e
x
y
´
>ä     Œ
ñÿÉ
ñÿ@|
äŒ
,ñÿeñÿžŽ
°8
ËP
Û‘
î‘
ñÿ:ñÿr {
‚!{,
Š
 TŠ
³ Š
Ä‹
Ù°‹
è@Œ
ûZ*

 ñÿJ ñÿ‚ ´”
 Ĕ
µ ñÿð ñÿ+ñÿfñÿ¡X”
·x”
̐”
㘔
úŒ¢
t*

$u*
<
7ñÿpñÿ©ñÿãñÿ¬‘
A®‘
eü‘
†þ‘
¨’
È’
ß̒
ð¬“
´“
%<”
AxÎ
QdÏ
eeÏ0
wñÿ¯ñÿç,
öø
¨ß
#îß
6ñÿqñÿ¬ñÿäñÿ,ž
+<Ÿ
>œ 
Xlì
qmìX
ˆí
¨ í´
Æñÿþñÿ6ˆ£
RX¤
eô

zõ
Z
\

¡]
0
³Œ

Ǎ
2
Ù¾

í¿
6
ÿô

õ
6
%ñÿ`ñÿ›¼¢
ã
ÛñÿñÿM´¤
j¸¤
|¥
’°§
¢ü©
¹`ª
Ï̪
íΪ

«
<¬
0¼¬
N*

fô

|¸

“¹

¨Ì

¸Í
L
Æ

Ü
œ
ð´

µ
 
Ô

/Õ
L
D 

Y!


l*

+
`
”Š

©‹
 
¼¬

Ï­
Ô
à„

ò…
Ô
\

p

,

Dä

Wå
^
hB

zC
Z
Šœ

¨ñÿäñÿ ¶¤
<ñÿ[ñÿzä

‡¤B

‡½B

Cœ ’ñÿÆñÿõe
,e
#f
?f
Y8f
uLf
Žhf
¦Ìs
¸Ís

È4t
Ù5t@
èu
û‘uT

>ü     üü     
"ü  d
8` €
Gà €
V` €
hà 
‡ÈB
È
wÈB
È


‰D



˜„J
°
C  ¥  

®¤ 
¾¨ 
Ϭ 
Ý° 
ìñÿ”a
/Øb
F¼d
a„f
vg
ŠÄh
ži
³xi
Ŕi
×$k
ñxk
Èk
|l
*èl
=øl
SPm
qÐr
s
«‘s6
ÅØs
Ùøs
ôùs6
 ”t
•t:
)Ðt
AÑtr
WTu
kUu2
},w
”-w4
>ø 0‡E
<

‡ÌF

˜4R
ˆ

˜¼S

C¸ t©¸ 

²¹ 

ź 

×» 

²¼ 

Þ½ 

èÀ 
ùÄ 
 È 
 Ì 
% Ð 
1 Ô 
? Ø 
M Ü 
[ à 
ùä 
1 è 
? ì 
d ð 
o ô 
| ñÿ° ñÿß œn
ø `o
!üp
/!(r
‡ÜF
0
˜ÔS
A
C,
 D!,
 
R!0
 
D!4
 
D!8
 
a!<
 
m!@
 
€!ñÿ¬!ôc
½!xd
Î! d
˜T

CD
 à!D
 
ð!ñÿ"lÌ
"|Ì
0"„Ì
@"ñÿY"`×
j"h×
{"p×
Œ"x×
©"Œ×
¾"”×
Þ"¤×
ù"Ì×
#Ü×
$#ì×
8#Ø
J#Ø
[#,Ø
m#TØ
…#dØ
#hØ
®#ˆØ
¿#´Ø
Ð#àØ
ô#ðØ
>( Ð$( 
$8 
%$H 
.$` 
>$x €
CX
 ,O$X
 

m$Y
 

‡$Z
 

“$[
 
§$^
 
¼$a
 
Ó$d
 
é$h
 
þ$l
 
%p
 
0%t
 
B%x
 
Z%|
 
q%€
 
‚%ñÿ›%è

ª%

½%\

Î%œ

Þ%$    

ï%H    

&h    

&„    

9&     

Q&¼    

b&Ø    

t&


&H


¢&À


²&ð


À&|

Ò&

à&Œ

>ø Lø&ø L
'ñÿ4'¸i
E'àj
V'k
˜$T

C„
 à!„
 
h'ñÿw'ñÿ„'à~
“'á~p
 't
°'uF
¾'È
É'8€
Ø'9€~
å'ø€
ô'ù€–

(˜
(™–
(8‚
,(ðƒ
>(„
I( „
X(<„
f(X„
t(Y„‚
>H À€(H 
’(H# 
ž(X# ˆ
C˜
 ª(˜
 

·(™
 
É( 
 
Þ(ñÿò(ñÿ)Xè
) è
.)¡è
A)¼è
U)½è
g)Øè
x)Lé
ˆ)Àé
Ÿ)Áéº
´)|ê
Ë)”ê
â)Üê
ù)ÝêŒ
*lë
"*më
4*ˆë
H*‰ë@
Z*Èë
k*0ì
ƒ*1ì
™*Nì
°*Oì
>$ (Å*$ (
‡G

Û*G


÷*G


+ñÿ$+ñÿ1+y
?+(y
J+Œy
U+¤z
i+¥z
{+°z
Ž+±z0
Ÿ+àz
³+áz
Å+îz
Û+ïz
ï+{
ý+t±

,¼±
,²
),t²
>0$  <,0$  
L,Ð) 

C¤
 ^,¤
 

j,¥
 

u,¨
 
u,¬
 
u,°
 
ƒ,ñÿ’,ñÿŸ,ú¤
¸,Ī
Ò,´¬
ì,ñÿü,ñÿ
-X"

-Ø"

*-ü"

6-œ#

I-#
4
Z-Ô#

m-Õ#

~-ð#

–-($

¤-œ$

´-È$

Ê-%

ß-d%

ë-<&

.ü>

>Ð* Ð
.Ð* Ð

.ñÿ).ñÿ:.Ìì
J.üì
Y.Äí
C´
 e.´
 
u.ñÿ„.ñÿ‘.Ô

§.X(

³.„A

Á.PB

Î.ñÿÝ.ñÿê.ð„
ú.…
C¼
 /¼
 

/½
 

/¾
 
/Ä
 
/È
 
#/ñÿ4/ñÿC/l|
S/¬|
`/À}
CÐ
 n/ñÿƒ/ñÿ–/(

«/)
–
¾/´

Ô/ 

å/$ 

ö/¤ 

0¥ 
H
,0ø 

B0¤!

> , X0 , 
X0 0 
g0 4 
CÔ
  t0Ô
 

†0Ü
 
—0à
 
ª0ä
 
½0è
 
ª0ì
 
½0ð
 
Î0ñÿæ0ñÿü0¸@

 1B

> 8 %1ñÿ41ñÿA1¸É
U18Ì
`1˜Ì
v1™Ì‚
Š1LÓ
–1ìÙ
¥1€Ú
´1è

Å1L 

à1(

> < ÈCô
 Òñ1ñÿ2ñÿ2Ðx
"2è{
02$"

CÈ ;2Ì 
B2ñÿX2ñÿl2dw
2ìx
2¤Õ
Ÿ2ÜA

±2ÝA

>h= èÁ2h= È
Ë20> È
×2ø> 2
å2*? 2
õ2\? 2
CØ @3Ø 

3Ù 

3Ú 

3Û 

.3Ü 

<3Ý 

D3Þ 

K3ß 

Y3à 

e3ä 
r3æ 
}3è 
†3ê 
’3ì 
ž3ð 
©3ô 
¶3 
Á3 
Ì3ñÿá3ñÿô3è
4X6

4ñÿ 4ñÿ04üÜ
:4Ý
D4XÝ
S4¼Ý
b4àÝ
r4DÞ
ƒ4¨Þ
‘4ß
ž4Dß
®4Ä÷
½4ø
Ð4DB

Û4ñÿø4ñÿ5D÷
 5À&

05<'

>PA ÈH5´A d
C S5 

g5 

t5 

€5 

‹5 

˜5 

¡5 

§5ñÿ¸5ñÿÇ5ø
Õ5ø6
á5Tø
õ5Uø
6Xø
6Yø0
16ø
A6‘øÔ
O6xù
]6yùr
i6üù
z6ýù4
‰6Dú
™6Eú4
§6ˆú
»6‰ún
Í6û
Ú6û¤
å6 ü
ò64ü
þ65üT
7¤ü
7¥ü*
(7Øü
97Ùü4
H7,ý
Z7-ý
j70ý
v71ý
€74ý
•75ý0
¨7lý
¹7mý0
È7¤ý
Ø7¥ý0
æ7Üý
÷7ÝýT
8Tþ
8Uþ
"8Xþ
18Yþ4
>8´þ
M8µþ

Z8Àþ
n8Áþª
€8„ÿ
™8…ÿ^
°8üÿ
Á8ýÿ 
Ð8¸

à8¹
–
î8l


9m

|
9ü


+9ý

¸
@9È

V9É
¸
j9”

9•
|
’9$

«9%
<
Â9l

Ô9m
<
ä9´

ò9µ

þ9¸

:¹


,:Ð

=:Ñ
~
L:d

_:e
Ž
p:

‚:    
€
’:¨

¢:©
Ž
°:L

À:M

Î:P

Û:Q

æ:T

õ:U
R
‡G
8

;G
8


˜0T
Ñ

;ñÿ-;ñÿD;Ê
O;PÊ
[;”Ê
l;øÊ
};\Ë
Š;˜Ë
–;ÜË
¦;dÍ
¹;ÐÍ
Î;âÍ
ã;Î
ô;*Î

<^Î
<f6

C  
'<  

5<ñÿE<ñÿ\<ñÿq<ñÿ€<ñÿ“<ñÿ¤<L{
¯<Z{
º<̌
Ê<ñÿÜ<ñÿì<œÏ
÷<Ù
=`Ù
=ˆÙ
=°Ù
'=ÄÙ
5=¤ 

>B 
J=B 
C* V=ñÿi=ñÿz=à
’= à
±=!à0
Î=Tà
ß=rà
ô=xà
>Àà
>¨á
'>Ìá
7>Øá
E>â
Q>â
c>â
o>$â
y>Xâ
Š>ˆâ
–>Èâ
¨>Ðâ
Ã>üâ
Ó>,ã
ë>dã
þ>ôä
?üä
'?,æ
B?@æ
O?`æ
^?jæ
n?tæ
?øç
Œ?è
>4C P
‡TH
l
‡ÀH
´
C0 ¨Ÿ?3 
J=@ 
²?H 
Ä?ñÿÖ?èí
í?\î
@|î
@î
2@¤î
K@´î
c@0ï
y@<ï
Œ@hï
 @€ï
º@Äï
Ç@0ñ
Û@@ñ
ø@Tñ
Alñ
 Añ
3A´ñ
QAÂñ
iAêñ
‡Aøñ
£A˜ò
·A°ò
ÏAdó
åA€ó
øAŽó
Bϗ
(Bôó
6Bô
KBLô
bB|ô
sB˜ô
†B¼ô
­BÊô
ÁBÜô
ÏBõ
ëBõ
ÿBõ
CØ CØ 

(CÙ 

6CÚ 

ACñÿ[CñÿsCâí
„Cäí
”C°î
¨Cèï
»C@ð
ÏCð
äC ð
úCüð
Dèó
DÄõ
0Dàõ
?Dö
SDdö
hD°ö
~D¼ö
•D÷
¤D¬

¯DñÿÍDñÿéDø*

ÿD +

E\+

$E,

<ED,

KEô6

[E9

pE,9

E49

™E\9

«E¬9

¼Eô:

ÕE ;

îEH;

þET;

FŒ;

$Fž;

:F®;

IF<

aF<

yF$<

ŒF€<

¤F<

²F$=

ÆFX=

àFn=

úFŒ=

GÄ=

 Gè=

3G>

>„D <BG„D <
Cà 
NGñÿ‡tI

‡|I

‡”I

‡œI

‡¨I

‡¬I
 
‡ÌI
2
Cá Cÿ C
 oGñÿ‘Gñÿ¼G~
ÈG
~:
ÒG:~
âG;~>
ðGx~
Hy~.
H”²
3H\³
FH̳
bHܳ
wH´
C H 
¢H 
¸HñÿèHñÿIÈ¿
 I¤Ã
C .I 
?IñÿlIôÁ
IÂ
’I|Â
¦IˆÂ
·I$Ã
ÉI|Ã
>ÀD ÚIÀD 
C èIñÿJÜÃ
4JZÄ
JJ|Ä
[J΀
pJ¾Ä
ŠJÞÄ
¡JüÄ
ÁJ\Å
ÚJÅ
ñJvÇ
K¦Ç
KÈÇ
0KÈ
DK\È
WKñÿ‹KD¯
 Kz¯
·KŒ¯
ÑK¨¯
êKį
Lñÿ0L|È
BL¨È
TLÔÈ
oLÉ
ŠLlÉ
™LñÿÇLš´
âL›´
ûL²´
M³´
1Mδ
HMÏ´Ì
]Mšµ
vM›µÄ
M`¶
Ma¶$
«M„»
ÀM…»Æ
ÓM”¾
äM¬¿
ùMÀ¿
C  N  
NñÿMNø¿
_Nù¿2
oN4À
‡N”À
›NÁ
³N$Á
ÊNHÁ
ßNTÁ
îNUÁ„
ûNèÁ
˜V

C$ ˆO$ 
 O( 
;, €
3OñÿgOT­
|Oœ­
•O¬­
«Oô­
ÃOX®
ßOt®
òO¬®
PÈ®
P$¯
5P%¯
JP4¯
_P5¯
C¬ rP¬ 
‚P° 

‘PñÿÃPT°
ÛP€°
óP®°
Q±
.Q"±
FQ(±
[Q@±
sQX±
ŠQñÿÃQ¾¬
ÙQ¸®
ôQ¹®
 Rú¯
 Rû¯Z
1Rñÿ1RñÿCRñÿURd5

\RñÿnR5

uRñÿˆR4>

RñÿRñÿ¡Rñÿ³RúA

ºRñÿºRñÿÌRñÿêRÀP
SñÿSñÿ5ðP
Sñÿ5Q
Sñÿ5DQ
$Sñÿ5¤Q
@Sñÿ5ÆQ
aSñÿ5êQ
‚Sñÿ5R
£Sñÿ5&R
ÄSñÿ5NR
åSñÿ5bR
Tñÿ5pR
'Tñÿ5ŒR
HTñÿ5¦R
iTñÿ5¸R
@Sñÿ‹Tñÿ‹Tñÿ‹Tñÿ‹Tñÿ‹Tñÿ‹Tñÿ‹Tñÿ‹Tñÿ‹Tñÿ‹Tñÿ‹Tñÿ¬TT)

¸Tt)

ÆT¨)

ÓTÐ)

âTˆ,

ïT‰,
X

úT.

    U .
Ú
Uø4

-Uù4
 
BU5

XU5
,
lUD5

vUE5

~UZ5

‡U[5


ŽUñÿ®Uñÿ5ÖR
¾UñÿØUñÿ5ðR
òUñÿVñÿ5lS
¾Uñÿ5ÐT
ØUñÿ5 U
òUñÿ5V
(Vñÿ(Vñÿ5¼V
(Vñÿ5ÌV
(Vñÿ5ôV
BVñÿ5W
BVñÿBVñÿ58W
\Vñÿ5tW
tVñÿ~Vñÿ5œW(
‰Vñÿ5ÄW
¡Vñÿ¬VñÿÀVñÿØVñÿêVñÿÌRñÿüVÀP
WÐP
.WÐP

ÌRñÿ>WÄP
ÌRñÿÌRñÿWWÈP
ÌRñÿÌRñÿpWÈP
ÌRñÿ‰WÈP
ÌRñÿÌRñÿ¢WÐP
ÌRñÿÌRñÿ»WÐP
ÌRñÿÔWñÿC´ $Sñÿ5üW
$Sñÿ5X
õWñÿX¸*

#XÀ*

2Xì*

C¸ @X¸ 
®Uñÿ5DX
GXEX6
®Uñÿ5èX
UXñÿ5XY
nXñÿ5XY
nXñÿ5ÚY
Xü)

™Xñÿ´Xñÿ5˜Z
BVñÿ5[
ÎXñÿ5T[$
ÕXñÿÕXñÿ5x[
‡þI

‡€J

ôX€J


ÕXñÿÕXñÿÕXñÿÕXñÿÕXñÿÕXñÿÕXñÿÕXñÿÕXñÿÕXñÿ5€[
ÕXñÿÕXñÿ®Uñÿ5”[
úX•[

Yü-

®Uñÿ5_
®Uñÿ5L_
$Sñÿ5ò_
ÕXñÿ®Uñÿ5l`
(Vñÿ5Œ`
YñÿYÌ*

0YÚ*

EYÜ*

^Yñÿ5¨`
~YñÿZñÿZñÿ Zñÿ*Zñÿ<ZñÿFZñÿPZñÿZZñÿhZñÿwZñÿ†ZñÿZñÿšZñÿªZñÿ´Zñÿ¿ZñÿÊZñÿÖZñÿâZñÿîZñÿúZñÿ[ñÿ[ñÿ0[ñÿE[ñÿP[ñÿ_[ñÿi[ñÿs[ñÿ}[ñÿXUñÿ[ñÿ¢[ñÿ¬[ñÿ½[ñÿÉ[ñÿá[ñÿû[ñÿ\ñÿ\ñÿ\ñÿ1\ñÿ;\ÀñÿJ\P
T\ÀP
b\ÁP
i\ÁP
s\ÅP
…\ÉP
ž\ÉP
ª\ÉP
¹\ÉP
Ä\ÑP
Ó\ÑP
ã\ÕP"
ñ\çP"
]çP"
]çP"
>]çP"
Q]çP"
b]çP"
r]çP"
‚]çP"
’]çP"
¥]çP"
´]çP"
Ã]çP"
Ò]çP"
â]çP"
ò]çP"
^çP"
^çP"
$^çP"
4^çP"
D^çP"
T^çP"
d^ñP
r^ñP,
ƒ^Q
^Q(
 ^EQ`
±^¥Q"
¾^¥Q
Ë^ÇQ$
Ú^ÇQ
ê^ÇQ
ú^ëQ
    _ëQ
_ëQ
)_ùQ
8_ùQ
H_ùQ
X_ýQ
h_R
o_'R(
v_OR
}_cR
„_qR
‹_R
’_§R
™_¹R
¡_×R
¦_ñR|
³_mSH

À_µT
Í_ÁT
Û_ÑTÊ
è_¡Uê
õ_‘V,
`‘V
    `½V
`ÍV"
"`õV
/`W(
=`9W2
K`uW(
W`W&
h`ÅW8
t`ýW 
`ýW
`X&
š`X
§`{X^
´`éXl
»`YY
Æ`YY
Ó`iYr
ã`ÛY
ñ`õY¤
a™Zr
a[6
aU[
$aU[
6ay[
Ga[
Oa³\
[a³\J
na    _ 
ua)_$
aM_¦
Šaó_z
—aó_
Ÿam`
¦a`
³a©`
Àa©`V
Îa•a4

ãaÙbì
øaõc`
byd$
b¡d
&b½d@
?be
Vb-eš
ib
f
ƒbf
›b9f
µbMf
Ìbif
âb…fZ
õbgn

cÅh2
c
iV
,cyi
<c•i
Lc¹iÐ
[cáj$
jc    k
zc%k@
’cykL
¦cÉk¦
¹c}lT
Åcél
ÖcùlH
êcQm

dnŒ
dao&

6dýpè
Pd)rž
cdÑr¢
dÙs
‘dew&

¤d±x
µdÑx
Âdíx(
Ïdy
Ûd)yL
ädy

íd{
ùd{

eM{
e[{Œ
&eé{,
2e|

Ee'|
Ye;|
geA|"
wem|<
…e­|
eQ}j
«eÁ}<
·e­~&
ÍeQ
ÜeÉd
åe9‚€

òeñƒ
f
„ 
f!„
f=„
$fñ„$
2f…¨
>få…D
Of5†Œ
efɆ
vf͆
‡fՆ¾

”fˆH
¤fíˆÈ
¾fµ‰V
ÌfŠD
ÚfUŠL
ëf¡Š^
úf    ‹¨
 g±‹„
gAŒh
+g©Œ "
5g͌
CgåŒj
Ug]
dgy2
vgµF
‡gŽÔ
—g
4
®g9
ÇgQœ

Õg ‘

æg‘
øg%‘"
h1‘"
hA‘$
hi‘:"
&h­‘"
Hh¯‘"
jh±‘H
‰hý‘"
¨hÿ‘"
Èh
’"
æh’Ê
ûh͒¢

i}“&
i­“
2iµ“„
Mi=”"
giA”
siY”
‡iy”
ši‘”
¯i™”
Äiµ”
ÝiŔX
ói)•p

 j¥–‚

!jA˜
6ja˜
Kj˜l
cjù˜2
uj-¦
‚jٝ
’jù0
©j-ž¶
¶jåžN
Æj=Ÿ`

×j ð

ïj¢&
k½¢T
(k£
>k9£B
Rk‰£Ð
lkY¤>
}k™¤
‘kµ¤"
¬k·¤"
Æk¹¤B
Ökû¤
ík¥ 

l±§j
l¨t
"l©¨4

3lý©^
Hlaª^
\lŪ
tlͪ"
lϪÀ
¢l‘«ž
¸l=¬p
Ílµ¬
ål½¬"

m¿¬–
mU­B
(m­
?m­­@
Smõ­b
imY®
ƒmu®8
”m­®
¬mÉ®P
¼mE¯6
Ïm{¯
äm¯
üm©¯
nů6
'nU°,
=n°.
Sn¯°n
sn±
Šn#±
 n)±
³nA±
ÉnY±
Þnu±>
én½±H
ön ²^
ou²
o•²ˆ
*o]³f
;oͳ
Uoݳ.
ho´Š
|o•¾

‹o­¿
žoÁ¿"
³oÉ¿,
½o5ÀX
Óo•À€
åoÁ
ûo%Á
pIÁ
#péÁ
6põÁ$
GpÂH
Xp}Â
jp‰Â’
yp%ÃN
‰p}Ã
˜p¥Ã4
¤pÝÃ~
Âp[Ä"
Öp}Ä
åpÄ2
øp¿Ä 
qßÄ
%qýÄR
Cq]Å4
Zq‘Åæ

oqwÇ0
q§Ç"
–qÉÇL
¨qÈH
ºq]È 
Ëq}È,
Ûq©È,
ëqÕÈ<
rÉ\
rmÉJ
*r·É
<r¹ÉL
Nr Ê>
WrQÊ>
ar•Ê^
prùÊ^
r]Ë8
Šr™Ë@
”rÝËV
¢r9Ì*
«rmÌ
¹r}Ì
Ìr…Ì
ÚreÍb
ërÑÍ
þrãÍ:
sÎ
 s+Î4
4s_Î

DsiÎ

VsyÎä
dsÏ4
msMÓ 
ws¥Õ

„sa×
“si×
¢sq×
±sy×
Ìs×
ßs•×

ýs¥×
tÍ×
*tÝ×
=tí×
OtØ
_tØ
nt-Ø 
~tUØ

”teØ
ªtiØ
¹t‰Ø&
ÈtµØ&
×táØ

ùtñØ
u Ù
"uÙ@
+uaÙ 
5u‰Ù 
Au±Ù
JuÅÙ
VuéÙ
euíÙj
rueÚ
€uÚ(

uýÜ
•uÝ>
uYÝd
ªu½Ý 
·uáÝd
ÅuEÞd
Ôu©Þd
àu ß2
ëuEßd
ùu©ßF
vïß.
và
2vUà
Avsà
Tvyà:
^v爯
nv©á$
vÍá
vÙá4
›v â
¥vâ
µvâ
¿v%â$
ÇvYâ$
Öv‰â6
àvÉâ
ðvÑâ"
    wýâ*
w-ã4
-weãl

>wõä
Rwýä

cw-æ
|wAæ 
‡waæ

”wkæ
¢wuæd

±wùç
¼w
è
Íw    èL
ÚwYèH
íwÙèj
üwMép

x}ê
x•êH
4xÉëb
CxÍì,
Qxýì

^xÅí
hxáí
txãí
ƒxåí
‘xéí^
¦x]î
½x}î
Òx‘î
åx¥î
üx±î
yµîx
$y1ï
8y=ï,
Iyiï
[yï:
syÅï
~yéïR
yAðL
¡y‘ð
´y¡ðX
Èyýð.
Ôy1ñ
æyAñ

zUñ
zmñ
%z‘ñ
6zµñ
RzÃñ(
hzëñ
„zùñ”
žz™ò
°z±òž
Æzeó
Úzó
ëzó
{óB
{éó

*{õó
6{ô*
I{Mô*
^{}ô
m{™ô 
~{½ô
£{Ëô
µ{Ýô
Á{
õ
Û{õz
í{‘õ0
|Åõ
|áõ.
"|öJ
4|eöF
G|±ö
[|½öP
p|÷$
}|E÷t
ˆ|Å÷6
•|
ø
¦|!ü
±|½

Ä|é
(
Ñ|
:
â|]
2
ñ|
~
ÿ|%    

}I    

#}i    

8}…    

R}¡    

h}½    

w}Ù    
4
‡}

,
ž}I

p
±}Á

(
¿}ñ

‚
Ë}}
n
Û}
T
ç}

ý}­
"
~Õ

~é
N
)~M 
H
B~¥ 
j
U~!

e~-
®
x~å

ƒ~+
Ê
™~õ
¾
­~]
ì

¼~q
 
Ó~
¼
é~
Š
µ
Î
     

(% 
b
7ù 
v
K¥!
F
_õ!


q"


ƒ"


—%"
,
 Y"
v
­Ù"

¼ý"
š
Æñ#
2
Ü)$
n
è$
&
öÉ$
>

€ %
R
€e%
Ô
'€=&
€
:€Á&
h
H€='


^€Y(
"
h€‘(
”
w€A)

Œ€U)

–€U)

 €U)

ª€U)

¶€U)

½€u)
.
ɀu)

Հu)

á€u)

ï€u)

ø€©)
$
©)

©)

©)

&©)

.Ñ)
(
;Ñ)

HÑ)

UÑ)

dÑ)

ný)
.
x+*
0
Ž[*

£¹*

¶¹*

ƁÁ*

ӁÍ*

æÛ*

ùÝ*

‚í*

‚ù*
&
0‚!+
*
?‚]+
¶
Q‚,
2
g‚E,
D
t‚ý-

~‚e5
*
ƒ‚‘5
´
ˆ‚Y6

‘‚g6
Œ
š‚õ6
Ú

¨‚9
$
»‚-9

ʂ59
&
à‚]9
H
ð‚­9
6

ÿ‚õ:
&
ƒ!;
(
-ƒI;

;ƒU;
8
Nƒ;

]ƒŸ;

qƒ¯;
T
~ƒ<

”ƒ<

ªƒ%<
V
»ƒ<

у‘<
Ž
݃%=
4
ïƒY=

„o=

„=
8
1„Å=
$
A„é=

R„>
0
_„5>
´
e„ý>

k„?
z

p„¹@
®
„…A
R
‹„ûA

„B
8
¦„EB

¯„QB
N
º„¤B

Ȅ´B
    
Ԅ½B

ℐE

ó„ E

…°E

!…ÀE

9…ÐE

S…àE

t…ðE

Ž…F

£…F

¹… F

Ѕ0F

è…@F

ÿ…PF

†ÌF

8†ÜF

V†ìF

r†üF

ԠTH
l
—†ÀH

¢†ÄH
°
°†tI

¹†|I

ƔI

ΆœI

Ԇ¨I

ۆ¬I
 
í†ÌI
2
þ†þI

‡V

 ‡0V

5‡ 
A‡
 
M‡ 
X‡ 
a‡ 
o‡ 
y‡ 
†‡ ‘‡
 ™‡ ¦‡ ´‡ Á‡ ȇ χ ׇ  à‡$ dꇈ ñ‡Œ ÿ‡Ž 
ˆ 
ˆ” ˆ˜ %ˆœ 5ˆü Nˆ
 lˆ
 ‰ˆH
 ˆˆ
 ±ˆ¦
 
ÀˆÀ
 ̈Â
 ԈÌ
 ݈Ð
 æˆÒ
 îˆÕ
 
‰Ö
 
 ‰×
 
‰Ø
 (‰ô
 
4‰õ
 
=‰ö
 
H‰÷
 
\‰ø
 
j‰ù
 
y‰ú
 
‡‰û
 
–‰ü
 ‰þ
 d¦‰b d¯‰È ²‰á 
¾‰â 
̉ø ԉü ã‰ é‰! 
ó‰" 
ù‰$ Š* 
Š+ 
Š, "Š. ,Š0 
=Š1 
JŠ2 
SŠ8 ]Š< gŠÜ vŠà 
ƒŠá Šÿ ™Š
 ¤Š ³Š Š´ ˊ¼ \Њ 0؊H $݊l XãŠÄ @銠ˆðŠŒ ˆ÷Š     ˆþŠœ     H ‹ä     ‹ø 0#‹à# (+‹ 8 5‹ < d>‹= dG‹Ž? dR‹ò? d_‹V@ 2k‹ˆ@ dz‹ì@ d‡‹PA d™‹4B ÿ£‹4C ²‹HC ÿÁ‹HD <ȋÀO $d.realdata$t$dstartup_stm32l071xx.sSTACKRESET.text..\Core\Src\main.c../Core/Src/main.ci.Bat_Percent_Polli.Error_Handleri.Fangchai_Panduan_Polli.GPS_Close_Initi.Gps_Chongqi_Polli.HAL_GPIO_EXTI_Callbacki.HAL_LPTIM_CompareMatchCallbacki.MX_ADC_InitMX_ADC_Initi.MX_GPIO_InitMX_GPIO_Initi.MX_SPI1_InitMX_SPI1_Initi.MX_TIM3_InitMX_TIM3_Initi.MX_USART1_UART_InitMX_USART1_UART_Initi.MX_USART2_UART_InitMX_USART2_UART_Initi.MX_USART5_UART_InitMX_USART5_UART_Initi.Powerled_Polli.Sleep_Panduan_Polli.SystemClock_Configi.Yundong_Panduan_Polli.main.bss.data..\Core\Src\stm32l0xx_it.c../Core/Src/stm32l0xx_it.ci.DMA1_Channel2_3_IRQHandleri.EXTI0_1_IRQHandleri.EXTI4_15_IRQHandleri.HardFault_Handleri.LPTIM1_IRQHandleri.NMI_Handleri.PendSV_Handleri.SVC_Handleri.SysTick_Handleri.USART1_IRQHandleri.USART2_IRQHandleri.USART4_5_IRQHandler..\Core\Src\stm32l0xx_hal_msp.c../Core/Src/stm32l0xx_hal_msp.ci.HAL_ADC_MspIniti.HAL_LPTIM_MspIniti.HAL_MspIniti.HAL_RTC_MspIniti.HAL_SPI_MspIniti.HAL_TIM_MspPostIniti.HAL_TIM_PWM_MspIniti.HAL_UART_MspDeIniti.HAL_UART_MspInit..\Drivers\STM32L0xx_HAL_Driver\Src\stm32l0xx_hal_adc.c../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_adc.ci.ADC_DelayMicroSecondADC_DelayMicroSecondi.ADC_EnableADC_Enablei.HAL_ADC_ConfigChanneli.HAL_ADC_GetStatei.HAL_ADC_GetValuei.HAL_ADC_Initi.HAL_ADC_PollForConversioni.HAL_ADC_Start..\Drivers\STM32L0xx_HAL_Driver\Src\stm32l0xx_hal_adc_ex.c../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_adc_ex.c..\Drivers\STM32L0xx_HAL_Driver\Src\stm32l0xx_hal.c../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal.ci.HAL_Delayi.HAL_GetTicki.HAL_IncTicki.HAL_Initi.HAL_InitTick..\Drivers\STM32L0xx_HAL_Driver\Src\stm32l0xx_hal_i2c.c../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_i2c.c..\Drivers\STM32L0xx_HAL_Driver\Src\stm32l0xx_hal_i2c_ex.c../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_i2c_ex.c..\Drivers\STM32L0xx_HAL_Driver\Src\stm32l0xx_hal_rcc.c../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.ci.HAL_RCC_ClockConfigi.HAL_RCC_GetPCLK1Freqi.HAL_RCC_GetPCLK2Freqi.HAL_RCC_GetSysClockFreqi.HAL_RCC_OscConfigi.__ARM_common_ll_muluu..\Drivers\STM32L0xx_HAL_Driver\Src\stm32l0xx_hal_rcc_ex.c../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.ci.HAL_RCCEx_PeriphCLKConfig..\Drivers\STM32L0xx_HAL_Driver\Src\stm32l0xx_hal_flash_ramfunc.c../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_flash_ramfunc.c..\Drivers\STM32L0xx_HAL_Driver\Src\stm32l0xx_hal_flash.c../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_flash.ci.FLASH_SetErrorCodeFLASH_SetErrorCodei.FLASH_WaitForLastOperationi.HAL_FLASH_Locki.HAL_FLASH_Programi.HAL_FLASH_Unlock..\Drivers\STM32L0xx_HAL_Driver\Src\stm32l0xx_hal_flash_ex.c../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_flash_ex.ci.FLASH_PageErasei.HAL_FLASHEx_Erase..\Drivers\STM32L0xx_HAL_Driver\Src\stm32l0xx_hal_gpio.c../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_gpio.ci.HAL_GPIO_DeIniti.HAL_GPIO_EXTI_IRQHandleri.HAL_GPIO_Initi.HAL_GPIO_ReadPini.HAL_GPIO_WritePin..\Drivers\STM32L0xx_HAL_Driver\Src\stm32l0xx_hal_dma.c../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_dma.ci.DMA_SetConfigDMA_SetConfigi.HAL_DMA_Aborti.HAL_DMA_Abort_ITi.HAL_DMA_DeIniti.HAL_DMA_IRQHandleri.HAL_DMA_Initi.HAL_DMA_Start_ITi.__ARM_common_switch8..\Drivers\STM32L0xx_HAL_Driver\Src\stm32l0xx_hal_pwr.c../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_pwr.ci.HAL_PWR_EnableBkUpAccessi.HAL_PWR_EnterSTOPMode..\Drivers\STM32L0xx_HAL_Driver\Src\stm32l0xx_hal_pwr_ex.c../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_pwr_ex.c..\Drivers\STM32L0xx_HAL_Driver\Src\stm32l0xx_hal_cortex.c../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_cortex.ci.HAL_NVIC_DisableIRQi.HAL_NVIC_EnableIRQi.HAL_NVIC_SetPriorityi.HAL_NVIC_SystemReseti.HAL_SYSTICK_Configi.__NVIC_SetPriority__NVIC_SetPriority..\Drivers\STM32L0xx_HAL_Driver\Src\stm32l0xx_hal_exti.c../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_exti.c..\Drivers\STM32L0xx_HAL_Driver\Src\stm32l0xx_hal_lptim.c../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_lptim.ci.HAL_LPTIM_AutoReloadMatchCallbacki.HAL_LPTIM_AutoReloadWriteCallbacki.HAL_LPTIM_CompareWriteCallbacki.HAL_LPTIM_DirectionDownCallbacki.HAL_LPTIM_DirectionUpCallbacki.HAL_LPTIM_IRQHandleri.HAL_LPTIM_Initi.HAL_LPTIM_ReadCounteri.HAL_LPTIM_TimeOut_Start_ITi.HAL_LPTIM_TriggerCallbacki.LPTIM_Disablei.LPTIM_WaitForFlagLPTIM_WaitForFlag..\Drivers\STM32L0xx_HAL_Driver\Src\stm32l0xx_hal_rtc.c../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rtc.ci.HAL_RTC_Initi.HAL_RTC_WaitForSynchroi.RTC_EnterInitModei.RTC_ExitInitMode..\Drivers\STM32L0xx_HAL_Driver\Src\stm32l0xx_hal_rtc_ex.c../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rtc_ex.c..\Drivers\STM32L0xx_HAL_Driver\Src\stm32l0xx_hal_spi.c../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_spi.ci.HAL_SPI_Initi.HAL_SPI_Transmiti.HAL_SPI_TransmitReceivei.SPI_EndRxTxTransactionSPI_EndRxTxTransactioni.SPI_WaitFlagStateUntilTimeoutSPI_WaitFlagStateUntilTimeout..\Drivers\STM32L0xx_HAL_Driver\Src\stm32l0xx_hal_tim.c../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_tim.ci.HAL_TIM_PWM_ConfigChanneli.HAL_TIM_PWM_Initi.TIM_Base_SetConfigTIM_Base_SetConfigi.TIM_OC1_SetConfigTIM_OC1_SetConfigi.TIM_OC2_SetConfigTIM_OC2_SetConfigi.TIM_OC3_SetConfigTIM_OC3_SetConfigi.TIM_OC4_SetConfigTIM_OC4_SetConfig..\Drivers\STM32L0xx_HAL_Driver\Src\stm32l0xx_hal_tim_ex.c../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_tim_ex.ci.HAL_TIMEx_MasterConfigSynchronizationi.HAL_TIMEx_RemapConfig..\Drivers\STM32L0xx_HAL_Driver\Src\stm32l0xx_hal_uart.c../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.ci.HAL_UARTEx_RxEventCallbacki.HAL_UART_DeIniti.HAL_UART_IRQHandleri.HAL_UART_Initi.HAL_UART_Receive_DMAi.HAL_UART_Receive_ITi.HAL_UART_RxHalfCpltCallbacki.HAL_UART_Transmiti.HAL_UART_Transmit_DMAi.HAL_UART_Transmit_ITi.HAL_UART_TxHalfCpltCallbacki.UART_AdvFeatureConfigi.UART_CheckIdleStatei.UART_DMAAbortOnErrorUART_DMAAbortOnErrori.UART_DMAErrorUART_DMAErrori.UART_DMAReceiveCpltUART_DMAReceiveCplti.UART_DMARxHalfCpltUART_DMARxHalfCplti.UART_DMATransmitCpltUART_DMATransmitCplti.UART_DMATxHalfCpltUART_DMATxHalfCplti.UART_EndRxTransferUART_EndRxTransferi.UART_EndTxTransferUART_EndTxTransferi.UART_RxISR_16BITUART_RxISR_16BITi.UART_RxISR_8BITUART_RxISR_8BITi.UART_SetConfigi.UART_Start_Receive_DMAi.UART_Start_Receive_ITi.UART_TxISR_16BITUART_TxISR_16BITi.UART_TxISR_8BITUART_TxISR_8BITi.UART_WaitOnFlagUntilTimeout..\Drivers\STM32L0xx_HAL_Driver\Src\stm32l0xx_hal_uart_ex.c../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart_ex.ci.HAL_UARTEx_WakeupCallback..\Core\Src\system_stm32l0xx.c../Core/Src/system_stm32l0xx.ci.SystemInit.constdata..\\FML\\Internet\\Module\\AIR780E\\AIR780EDriver.c..\FML\Internet\Module\AIR780E\AIR780EDriver.ci.AIR780EDriver_FSMDebugi.AIR780EDriver_Initi.AIR780EDriver_PWRKEYReseti.AIR780EDriver_PWRKEYSeti.AIR780EDriver_PinRegisteri.AIR780EDriver_PowerOffi.AIR780EDriver_PowerOni.AIR780E_GetCharAIR780E_GetChari.AIR780E_OutputAIR780E_Outputi.AIR780E_ReadLineAIR780E_ReadLinel_au8AIR780EUartRxBufl_au8AIR780EUartTxBufl_au8ATSendBufl_au8ATRecvBufl_stAIR780EDevicel_stAIR780EPinl_astATCmdSetListl_apcEventName.conststringl_u8Model_u32ConnectLenl_u32ExpectedLenl_u32LastTickl_stDriverData..\FML\Internet\Module\AIR780E\AIR780EFSM.ci.AIR780EATCmdInitProci.AIR780EATCmdTestProci.AIR780ECloseWirelessProci.AIR780EIPCheckProci.AIR780EIPInitProci.AIR780EIPPollProci.AIR780EIPReadyProci.AIR780EIdleProci.AIR780EInitProci.AIR780EOpenWirelessProci.AIR780EPowerOffProci.AIR780EPowerOnProci.AIR780EProci.AIR780EReadyProci.AIR780ERunATCmdProci.AIR780ESearchingNetworkProci.AIR780EWaitSimCardReadyProci.AIR780E_CloseWirelessPollAIR780E_CloseWirelessPolli.AIR780E_IsIPReadyi.AIR780E_OpenWirelessPollAIR780E_OpenWirelessPolli.AIR780E_PollAIR780E_Polli.AIR780E_PollOnIPReadyAIR780E_PollOnIPReadyi.AIR780E_PowerPollAIR780E_PowerPolli.AIR780E_RunATCmdPollAIR780E_RunATCmdPolll_bDeactl_eAIR780ESubStatel_bConfigBaudRatebReadyl_bATBusyl_u32IPCheckTickl_u32ReadyCntl_u32TimeoutCntl_u32BaudRateu32RetryCntl_u32CmdIndexl_u32RetryCntl_u32RespCodel_u32Cntl_u32CGATTl_stStateArg..\\FML\\Internet\\Module\\AIR780E\\AIR780ESocket.c..\FML\Internet\Module\AIR780E\AIR780ESocket.ci.AIR780ESocketCloseProci.AIR780ESocketConnectProci.AIR780ESocketSendDataProci.AIR780ESocket_Polll_i32SocketIDl_u32FailedCntl_pstMemberi32LastSocketIndex..\FML\Internet\Module\AIR780E\AIR780ECSQ.ci.AIR780ECSQProci.AIR780ECSQ_Geti.AIR780ECSQ_Polll_pstAfterState..\FML\Internet\Internet.ci.Internet_Initi.Internet_IsIPReadyi.Internet_Poll..\FML\Internet\Module.ci.Module_GetCCIDi.Module_GetIMEIi.Module_GetIMSIi.Module_GetLBSLocationAsynci.Module_GetRunATCmdi.Module_LBSLocationNeedRequesti.Module_LBSLocationResulti.Module_NeedPowerOffi.Module_NeedPowerOni.Module_PowerEventi.Module_PowerOffi.Module_PowerOni.Module_RunATCmdi.Module_RunATCmdEnablei.Module_RunATCmdResulti.Module_SetCCIDi.Module_SetIMEIi.Module_SetIMSIi.Module_SignalIntensityNeedRequesti.Module_SignalIntensityResultl_acIMEIl_acIMSIl_acCCIDl_stLBSLocationl_acRunATCmdBuffl_bSignalIntensityNeedRequestl_bLBSLocationNeedRequestl_bRunATCmdl_abModuleNeedSleepl_abModuleNeedWakeUpl_abModuleNeedPowerOffl_abModuleNeedPowerOnl_u32SignalIntensityl_pSignalIntensityArgl_fnSignalIntensityCallbackl_pLBSLocationArgl_fnLBSLocationCallbackl_fnPowerEventCallbackl_pPowerEventArg..\FML\Internet\Socket.ci.Socket_Closei.Socket_ClosedAlli.Socket_Connecti.Socket_Createi.Socket_Destroyi.Socket_GetRemoteAddri.Socket_GetRemotePorti.Socket_GetSocketSendQueuei.Socket_GetSocketStatei.Socket_GetTypei.Socket_OnClosedi.Socket_OnConnectFailedi.Socket_OnConnectedi.Socket_OnRecvi.Socket_Recvi.Socket_RecvDatai.Socket_Sendi.Socket_SetSocketStatel_astSocketData..\FML\Internet\Module\AIR780E\AIR780ELoc.ci.AIR780ELocProci.AIR780ELoc_Geti.AIR780ELoc_Poll..\\FML\\GPS.c..\FML\GPS.ci.GPS_AddHoursGPS_AddHoursi.GPS_DataCheckGPS_DataChecki.GPS_Initi.GPS_ParseGGAGPS_ParseGGAi.GPS_ParseLatGPS_ParseLati.GPS_ParseLonGPS_ParseLoni.GPS_ParseRMCi.GPS_PinRegisteri.GPS_Polli.GPS_PowerOffi.GPS_PowerOni.GPS_RecvFsmGPS_RecvFsml_au8GPSUartRxBufl_astGPSPinl_stGPSRecvl_bIsPowerOnl_au8GPSUartTxBufl_fnGPSEventCallback..\\FML\\SPIFlash.c..\FML\SPIFlash.ci.SPIFlash_BulkErasei.SPIFlash_CSDisableSPIFlash_CSDisablei.SPIFlash_CSEnableSPIFlash_CSEnablei.SPIFlash_Erasei.SPIFlash_Initi.SPIFlash_PageProgramSPIFlash_PageProgrami.SPIFlash_PinRegisteri.SPIFlash_ReadJedecIDi.SPIFlash_SectorEraseSPIFlash_SectorErasei.SPIFlash_SendByteSPIFlash_SendBytei.SPIFlash_WaitBusySPIFlash_WaitBusyi.SPIFlash_Writei.SPIFlash_WriteDisableSPIFlash_WriteDisablei.SPIFlash_WriteEnableSPIFlash_WriteEnablel_astSPIFlashResoursel_au8SPIFlashSectorEraseCmdl_au32SPIFlashSectorEraseSize..\\FML\\DBG.c..\FML\DBG.ci.DBG_GetModei.DBG_Initi.DBG_Polli.DBG_SerialGetCharDBG_SerialGetChari.DBG_SerialPrintfDBG_SerialPrintfi.DBG_SerialPutCharDBG_SerialPutChari.DBG_SerialPutStringDBG_SerialPutStringi.DBG_SetModei.HIDO_Debugi.HIDO_DebugExi.HIDO_DebugHexi.HIDO_DebugStringl_stSerialInputl_au8DBGUartRxBufl_u8DBGFlagl_eDBGModel_u32ModeTick..\\HAL\\BSP.c..\HAL\BSP.ci.HAL_UART_ErrorCallbacki.HAL_UART_RxCpltCallbacki.HAL_UART_TxCpltCallback..\\HAL\\UART.c..\HAL\UART.ci.Uart_GetChari.Uart_GetHandlei.Uart_Initi.Uart_RXDMAEnableUart_RXDMAEnablei.Uart_RXINTEnableUart_RXINTEnablei.Uart_ReConfigBaudRatei.Uart_ReIniti.Uart_Registeri.Uart_RxErrorFromISRi.Uart_RxOverFromISRi.Uart_Sendi.Uart_TxOverFromISRi.fputcl_astUartInfo..\\HAL\\SPI_hal.c..\HAL\SPI_hal.ci.SPI_ReadWritei.SPI_Registeri.SPI_Writel_apstSPIHandle..\\HAL\\Spi.c..\HAL\Spi.ci.Spi_ChangePrescaleri.Uwb_CS_dii.readfromspii.writetospi..\\HAL\\ADC.c..\HAL\ADC.ci.Get_ADC_Valuei.Get_Battaryfirstbat_countlast_value..\\HAL\\Flash.c..\HAL\Flash.ci.FLASH_Preparei.FLASH_Readi.FLASH_Write..\\APL\\UDPClient.c..\APL\UDPClient.ci.UDPClient_CmdParseUDPClient_CmdParsei.UDPClient_Heartbeati.UDPClient_Initi.UDPClient_Polli.UDPClient_SocketEventProcUDPClient_SocketEventProci.UDPClient_UploadGPSi.UDPClient_Uploadhexl_acUploadBuffl_au8CmdBuffl_eUDPCLientStatel_i32UDPCLientIDl_u32HeartBeatTickl_u32UploadBuffLenl_u32UdpsendTick..\\APL\\global_param.c..\APL\global_param.ci.parameter_initi.save_com_map_to_flash..\\APL\\App.c..\APL\App.ci.HexToAsciiSendUDPi.IdleTaski.LBSLocationCallbackLBSLocationCallbacki.Main_Polli.PowerLedTaski.Program_Initi.Stop_Mode_Polli.Stop_Mode_chulelora_Polli.Uwb_Zubao_Poll..\\APL\\dw_app.c..\APL\dw_app.ci.Checksum_u16i.Dw1000_Initi.UWB_Wkupconfig..\\APL\\dw_mbx_tag.c..\APL\dw_mbx_tag.ci.Anchor_RecNearPolli.CmpTagInListi.MbxTagUwbReci.resp_msg_set_tsresp_msg_set_tsrx_buffersend_bufferrec_ancidlistrec_ancdistlisttagofflinetimeframe_lentimeoutresultrec_nearbase_numframe_seq_nb2battarybuttonuwb_losttimertaglist_poscurrent_timestart_timeend_timeanc_id_recvtag_id_recvstatus_regresp_tx_timepoll_rx_tsresp_tx_ts..\\APL\\dw_driver.c..\APL\dw_driver.ci.Reset_DW1000i.delay_ms..\\APL\\WS2812.c..\APL\WS2812.ci.RGB_Rsti.RGB_Seti.RGB_Set_BLUEi.RGB_Set_Downi.RGB_Set_GREENi.RGB_Set_LEDOFFi.RGB_Set_REDi.RGB_Set_Upi.RGB_Set_WHITEi.Set4LEDColori.Set4LEDColor_Offi.w28delay..\\APL\\serial_at_cmd_app.c..\APL\serial_at_cmd_app.ci.SendComMapi.UpdateProcessi.UsartParseDataHandlersend_frameusart_receive_statepack_datalenpack_lengthpack_indexpack_msgtypepack_cmdindex..\\APL\\Shell.c..\APL\Shell.ci.Shell_ATCmdShell_ATCmdi.Shell_AudioVolumeShell_AudioVolumei.Shell_CloseWirelessShell_CloseWirelessi.Shell_DBGModeShell_DBGModei.Shell_DEVIDShell_DEVIDi.Shell_DebugOffShell_DebugOffi.Shell_DebugOnShell_DebugOni.Shell_GPSBaudRateShell_GPSBaudRatei.Shell_InfoShell_Infoi.Shell_Initi.Shell_LogShell_Logi.Shell_LogCleanShell_LogCleani.Shell_LogPrintShell_LogPrinti.Shell_LogUploadShell_LogUploadi.Shell_OTAShell_OTAi.Shell_OpenWirelessShell_OpenWirelessi.Shell_PowerOffShell_PowerOffi.Shell_PowerOnShell_PowerOni.Shell_RTCAlarmShell_RTCAlarmi.Shell_RTCGetShell_RTCGeti.Shell_RTCSetShell_RTCSeti.Shell_RebootShell_Rebooti.Shell_SetDataRateShell_SetDataRatei.Shell_SetGpsUpdateTimeShell_SetGpsUpdateTimei.Shell_SetNtripShell_SetNtripi.Shell_SetQXWZShell_SetQXWZi.Shell_SetRTCMModeShell_SetRTCMModei.Shell_SetRTCMTCPInfoShell_SetRTCMTCPInfoi.Shell_SetServerInfoShell_SetServerInfoi.Shell_SetUWBEnableShell_SetUWBEnablei.Shell_Set_Chaichugps_SShell_Set_Chaichugps_Si.Shell_Set_Gps_SShell_Set_Gps_Si.Shell_SleepShell_Sleepi.Shell_SocketEventProcShell_SocketEventProci.Shell_TCPCloseShell_TCPClosei.Shell_TCPConnectShell_TCPConnecti.Shell_TCPCreateShell_TCPCreatei.Shell_TCPSendShell_TCPSendi.Shell_TTSPlayShell_TTSPlayi.Shell_TestShell_Testi.Shell_UpdateShell_Updatel_astShellCmdList..\\APL\\lis3dh_driver.c..\APL\lis3dh_driver.ci.IIC2_Acki.IIC2_NAcki.IIC2_Read_Bytei.IIC2_Send_Bytei.IIC2_Starti.IIC2_Stopi.IIC2_Wait_Acki.LIS3DH_Data_Initi.LIS3DH_GetWHO_AM_Ii.LIS3DH_ReadOneBytei.LIS3DH_ReadRegi.LIS3DH_WriteOneBytei.LIS3DH_WriteRegi.delay_usODR_old_value..\APL\dps310.c..\\APL\\dps368_test.c..\APL\dps368_test.c..\radio\crc.c..\\radio\\delay.c..\radio\delay.ci.Delay_Msi.Delay_Usi.HAL_Delay_nMS..\\radio\\Lora.c..\radio\Lora.ci.LoraIniti.OnRxDonei.OnRxErrori.OnRxTimeouti.OnTxDonei.OnTxTimeouti.SwitchLoraSettingsRadioEvents..\\radio\\radio.c..\radio\radio.ci.RadioCheckRfFrequencyi.RadioGetFskBandwidthRegValueRadioGetFskBandwidthRegValuei.RadioGetStatusi.RadioGetWakeupTimei.RadioIniti.RadioIrqProcessi.RadioIsChannelFreei.RadioOnDioIrqi.RadioRandomi.RadioReadi.RadioReadBufferi.RadioRssii.RadioRxi.RadioRxBoostedi.RadioSendi.RadioSetChanneli.RadioSetMaxPayloadLengthi.RadioSetModemi.RadioSetPublicNetworki.RadioSetRxConfigi.RadioSetRxDutyCyclei.RadioSetTxConfigi.RadioSetTxContinuousWavei.RadioSleepi.RadioStandbyi.RadioStartCadi.RadioTimeOnAiri.RadioWritei.RadioWriteBufferRadioPublicNetworkRadioLoRaSymbTime..\radio\sx126x.ci.SX126xCalibrateImagei.SX126xCheckDeviceReadyi.SX126xClearIrqStatusi.SX126xGetIrqStatusi.SX126xGetOperatingModei.SX126xGetPacketStatusi.SX126xGetPacketTypei.SX126xGetPayloadi.SX126xGetRssiInsti.SX126xGetRxBufferStatusi.SX126xIniti.SX126xSendPayloadi.SX126xSetBufferBaseAddressi.SX126xSetCadi.SX126xSetCrcPolynomiali.SX126xSetCrcSeedi.SX126xSetDio2AsRfSwitchCtrli.SX126xSetDioIrqParamsi.SX126xSetLoRaSymbNumTimeouti.SX126xSetModulationParamsi.SX126xSetPaConfigi.SX126xSetPacketParamsi.SX126xSetPacketTypei.SX126xSetPayloadi.SX126xSetRegulatorModei.SX126xSetRfFrequencyi.SX126xSetRxi.SX126xSetRxBoostedi.SX126xSetRxDutyCyclei.SX126xSetSleepi.SX126xSetStandbyi.SX126xSetStopRxTimerOnPreambleDetecti.SX126xSetSyncWordi.SX126xSetTxi.SX126xSetTxContinuousWavei.SX126xSetTxParamsi.SX126xSetWhiteningSeedImageCalibratedOperatingModePacketType..\\radio\\sx126x-board.c..\radio\sx126x-board.ci.SX126xAntSwOffi.SX126xAntSwOni.SX126xGetPaSelecti.SX126xReadBufferi.SX126xReadCommandi.SX126xReadRegisteri.SX126xReadRegistersi.SX126xReseti.SX126xSetRfTxPoweri.SX126xWaitOnBusyi.SX126xWakeupi.SX126xWriteBufferi.SX126xWriteCommandi.SX126xWriteRegisteri.SX126xWriteRegistersi.SX126x_CS_Dii.SpiInOut..\\decadriver\\deca_device.c..\decadriver\deca_device.ci._dwt_aonarrayuploadi._dwt_configldei._dwt_enableclocksi._dwt_loaducodefromromi._dwt_otpreadi.dwt_configurei.dwt_configuresleepi.dwt_entersleepi.dwt_entersleepaftertxi.dwt_forcetrxoffi.dwt_initialisei.dwt_read16bitoffsetregi.dwt_read32bitoffsetregi.dwt_readdevidi.dwt_readfromdevicei.dwt_readrxdatai.dwt_readrxtimestampi.dwt_rxenablei.dwt_setdelayedtrxtimei.dwt_setrxantennadelayi.dwt_setrxtimeouti.dwt_settxantennadelayi.dwt_starttxi.dwt_syncrxbufptrsi.dwt_write16bitoffsetregi.dwt_write32bitoffsetregi.dwt_writetodevicei.dwt_writetxdatai.dwt_writetxfctrli.dwt_xtaltrimdw1000local..\decadriver\deca_params_init.c..\decadriver\deca_range_tables.c..\Middlewares\HIDOLibrary\Util\HIDO_FSM.ci.FSM_DebugFSM_Debugi.FSM_FindStateFSM_FindStatei.FSM_GeneralTimerProcFSM_GeneralTimerProci.HIDO_FSMEventExecutei.HIDO_FSMRegisteri.HIDO_FSMRegisterDebugFunci.HIDO_FSMStartTimeri.HIDO_FSMStateChangel_pstStatMachineListl_u16StatMachineCount..\\Middlewares\\HIDOLibrary\\Util\\HIDO_Lock.c..\Middlewares\HIDOLibrary\Util\HIDO_Lock.ci.HIDO_Locki.HIDO_UnLockl_u32LockNesting..\Middlewares\HIDOLibrary\Util\HIDO_Timer.ci.HIDO_TimerCanceli.HIDO_TimerCreatei.HIDO_TimerGetTicki.HIDO_TimerPolli.HIDO_TimerStarti.HIDO_TimerTickl_stTimerList..\Middlewares\HIDOLibrary\Util\HIDO_Util.ci.HIDO_UtilByteArrayToHexStringi.HIDO_UtilByteToChari.HIDO_UtilBzeroi.HIDO_UtilCharToHexi.HIDO_UtilHexStrBufToInti.HIDO_UtilHexStrToInti.HIDO_UtilIPStringToByteArraryi.HIDO_UtilIsAsciiStringi.HIDO_UtilParseFormati.HIDO_UtilSnprintfi.HIDO_UtilStrBufToInti.HIDO_UtilStrSpliti.HIDO_UtilStrToInti.HIDO_UtilStrnchr..\Middlewares\HIDOLibrary\Queue\HIDO_ArraryQueue.ci.HIDO_ArraryQueueIni.HIDO_ArraryQueueIniti.HIDO_ArraryQueueIsEmptyi.HIDO_ArraryQueueIsFulli.HIDO_ArraryQueueOut..\Middlewares\HIDOLibrary\Queue\HIDO_VLQueue.ci.HIDO_VLQDequeuei.HIDO_VLQEnqueuei.HIDO_VLQGetDequeueMemberi.HIDO_VLQGetEnqueueMemberi.HIDO_VLQInit..\Middlewares\HIDOLibrary\Debug\HIDO_Input.ci.HIDO_InputCmdBufMoveLeftHIDO_InputCmdBufMoveLefti.HIDO_InputCmdBufMoveRightHIDO_InputCmdBufMoveRighti.HIDO_InputDirKeyProcHIDO_InputDirKeyProci.HIDO_InputDirectionKeyHIDO_InputDirectionKeyi.HIDO_InputFsmHIDO_InputFsmi.HIDO_InputLoginFsmHIDO_InputLoginFsmi.HIDO_InputPolli.HIDO_InputRegisteri.HIDO_InputUserVerifyl_pstInputList..\Middlewares\HIDOLibrary\Debug\HIDO_Shell.ci.HIDO_ShellClearHIDO_ShellCleari.HIDO_ShellCmdRegisteri.HIDO_ShellExecutei.HIDO_ShellGetCmdCounti.HIDO_ShellGetCmdNamei.HIDO_ShellGetInputi.HIDO_ShellLsHIDO_ShellLsi.HIDO_ShellSetInputl_pstShellInputl_u32ShellCmdCount..\Middlewares\HIDOLibrary\ATLiteCore\HIDO_ATLite.ci.HIDO_ATLiteCmdSendi.HIDO_ATLiteCmdSendOveri.HIDO_ATLiteDataSendi.HIDO_ATLiteDeviceIniti.HIDO_ATLiteDeviceRegisteri.HIDO_ATLiteEventi.HIDO_ATLiteGetDebugFlagi.HIDO_ATLitePolli.HIDO_ATLiteSendErrorHIDO_ATLiteSendErrori.HIDO_ATLiteTimeoutHIDO_ATLiteTimeoutl_pstDeviceListl_bATDebugFlag..\Middlewares\HIDOLibrary\Queue\HIDO_BaseQueue.ci.HIDO_BaseQueueDequeuei.HIDO_BaseQueueEnqueuei.HIDO_BaseQueueGetContinuousSizei.HIDO_BaseQueueGetFronti.HIDO_BaseQueueGetReari.HIDO_BaseQueueIniti.HIDO_BaseQueueIsEmptyi.HIDO_BaseQueueIsFull..\Middlewares\HIDOLibrary\ATLiteCore\HIDO_ATLiteParse.ci.HIDO_ATLiteCmdParsei.HIDO_ATLiteMatchFlagInitHIDO_ATLiteMatchFlagIniti.HIDO_AtLiteMatchHIDO_AtLiteMatch../mathlib/asin.c../mathlib/atof.ci.atof../mathlib/ceil.ci.ceil../mathlib/floor.ci.floor../mathlib/pow.c../mathlib/rint.ci.rint../mathlib/sqrt.c../clib/microlib/init/entry.s.ARM.Collect$$$$00000000dc.s../clib/microlib/division.c../clib/microlib/longlong.c../clib/microlib/string/memcpy.c../clib/microlib/string/memset.c../clib/microlib/string/strcat.c../clib/microlib/string/strstr.c../clib/microlib/string/strchr.c../clib/microlib/string/strlen.c../clib/microlib/string/strcmp.c../clib/microlib/string/memcmp.c../clib/microlib/string/strcpy.c../clib/microlib/string/strncmp.c../clib/microlib/printf/printf.ci.__0printfi.__0snprintfi.__0sprintfi.__0vsnprintfi._fp_digits_fp_digitsi._printf_core_printf_corei._printf_post_padding_printf_post_paddingi._printf_pre_padding_printf_pre_paddingi._snputc_snputci._sputc_sputc../clib/microlib/printf/stubs.s../clib/scanf.c../fplib/microlib/fpmul.c../fplib/microlib/fpdiv.c../fplib/microlib/fpscalb.c../fplib/microlib/fpadd.c../fplib/microlib/fpflt.c../fplib/microlib/fpfix.c../fplib/microlib/f2d.ccdcmple.scdrcmple.s../fplib/microlib/d2f.ccfrcmple.s../mathlib/dunder.c../mathlib/fpclassify.c../mathlib/poly.c../mathlib/qnan.c.ARM.Collect$$$$00000001.ARM.Collect$$$$00002712__lit__00000000.ARM.Collect$$$$00000004.ARM.Collect$$$$00000008.ARM.Collect$$$$0000000A.ARM.Collect$$$$0000000B.ARM.Collect$$$$0000000D.ARM.Collect$$$$0000000F../clib/microlib/stdio/streams.c../clib/microlib/errno.ci.__aeabi_errno_addri.__read_errnoi.__set_errno_errno_local_sscanf../clib/microlib/stubs.s../fplib/microlib/fpepilogue.ci.__ARM_clz../fplib/microlib/fpsqrt.c../fplib/microlib/fprnd.cinit.s../clib/microlib/ctype/ctype.ctable_fp_valuei._is_digithandlers.si.__scatterload_copyi.__scatterload_nulli.__scatterload_zeroinit../clib/../cmprslib/zerorunl2.cBuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$~SHL$OTIME$ROPI$IEEEX$EBA8$MICROLIB$REQ8$PRES8$EABIv2__ARM_use_no_argv_printf_a_printf_c_printf_charcount_printf_d_printf_e_printf_f_printf_flags_printf_fp_dec_printf_fp_hex_printf_g_printf_i_printf_int_dec_printf_l_printf_lc_printf_ll_printf_lld_printf_lli_printf_llo_printf_llu_printf_llx_printf_longlong_dec_printf_longlong_hex_printf_longlong_oct_printf_ls_printf_mbtowc_printf_n_printf_o_printf_p_printf_percent_printf_return_value_printf_s_printf_sizespec_printf_str_printf_truncate_signed_printf_truncate_unsigned_printf_u_printf_wc_printf_wctomb_printf_widthprec_printf_x__Vectors_Size__Vectors__Vectors_End__main_main_stk_main_scatterload__main_after_scatterload_main_clock_main_cpp_init_main_init__rt_final_cpp__rt_final_exitReset_HandlerADC1_COMP_IRQHandlerDMA1_Channel1_IRQHandlerDMA1_Channel4_5_6_7_IRQHandlerEXTI2_3_IRQHandlerFLASH_IRQHandlerI2C1_IRQHandlerI2C2_IRQHandlerI2C3_IRQHandlerLPUART1_IRQHandlerPVD_IRQHandlerRCC_IRQHandlerRTC_IRQHandlerSPI1_IRQHandlerSPI2_IRQHandlerTIM21_IRQHandlerTIM22_IRQHandlerTIM2_IRQHandlerTIM3_IRQHandlerTIM6_IRQHandlerTIM7_IRQHandlerWWDG_IRQHandler__aeabi_uidiv__aeabi_uidivmod__aeabi_idiv__aeabi_idivmod__aeabi_uldivmod__aeabi_llsr_ll_ushift_r__aeabi_memcpy__aeabi_memcpy4__aeabi_memcpy8__aeabi_memset__aeabi_memset4__aeabi_memset8__aeabi_memclr__aeabi_memclr4__aeabi_memclr8_memset$wrapperstrcatstrstrstrchrstrlenstrcmpmemcmpstrcpystrncmpatoi__aeabi_fdiv__aeabi_dadd__aeabi_dsub__aeabi_drsub__aeabi_dmul__aeabi_ddiv__ARM_scalbnscalbn__aeabi_ui2f__aeabi_i2d__aeabi_ui2d__aeabi_f2uiz__aeabi_d2uiz__aeabi_f2d__aeabi_cdrcmple__aeabi_d2f__aeabi_llsl_ll_shift_l__aeabi_lasr_ll_sshift_r__strtod_intstrtol__I$use$fp_float_round_float_epilogue_double_round_double_epilogue_drnd__aeabi_d2ulz__scatterload__scatterload_rt2__rt_ctype_tableisspace_scanf_real_scanf_really_real_sgetc_sbackspace_strtoul__aeabi_lmul_ll_mul_chval__aeabi_ul2d__decompress__decompress1AIR780EATCmdInitProcAIR780EATCmdTestProcAIR780ECSQProcAIR780ECSQ_GetAIR780ECSQ_PollAIR780ECloseWirelessProcAIR780EDriver_FSMDebugAIR780EDriver_InitAIR780EDriver_PWRKEYResetAIR780EDriver_PWRKEYSetAIR780EDriver_PinRegisterAIR780EDriver_PowerOffAIR780EDriver_PowerOnAIR780EIPCheckProcAIR780EIPInitProcAIR780EIPPollProcAIR780EIPReadyProcAIR780EIdleProcAIR780EInitProcAIR780ELocProcAIR780ELoc_GetAIR780ELoc_PollAIR780EOpenWirelessProcAIR780EPowerOffProcAIR780EPowerOnProcAIR780EProcAIR780EReadyProcAIR780ERunATCmdProcAIR780ESearchingNetworkProcAIR780ESocketCloseProcAIR780ESocketConnectProcAIR780ESocketSendDataProcAIR780ESocket_PollAIR780EWaitSimCardReadyProcAIR780E_IsIPReadyAnchor_RecNearPollBat_Percent_PollChecksum_u16CmpTagInListDBG_GetModeDBG_InitDBG_PollDBG_SetModeDMA1_Channel2_3_IRQHandlerDelay_MsDelay_UsDw1000_InitEXTI0_1_IRQHandlerEXTI4_15_IRQHandlerError_HandlerFLASH_PageEraseFLASH_PrepareFLASH_ReadFLASH_WaitForLastOperationFLASH_WriteFangchai_Panduan_PollGPS_Close_InitGPS_InitGPS_ParseRMCGPS_PinRegisterGPS_PollGPS_PowerOffGPS_PowerOnGet_ADC_ValueGet_BattaryGps_Chongqi_PollHAL_ADC_ConfigChannelHAL_ADC_GetStateHAL_ADC_GetValueHAL_ADC_InitHAL_ADC_MspInitHAL_ADC_PollForConversionHAL_ADC_StartHAL_DMA_AbortHAL_DMA_Abort_ITHAL_DMA_DeInitHAL_DMA_IRQHandlerHAL_DMA_InitHAL_DMA_Start_ITHAL_DelayHAL_Delay_nMSHAL_FLASHEx_EraseHAL_FLASH_LockHAL_FLASH_ProgramHAL_FLASH_UnlockHAL_GPIO_DeInitHAL_GPIO_EXTI_CallbackHAL_GPIO_EXTI_IRQHandlerHAL_GPIO_InitHAL_GPIO_ReadPinHAL_GPIO_WritePinHAL_GetTickHAL_IncTickHAL_InitHAL_InitTickHAL_LPTIM_AutoReloadMatchCallbackHAL_LPTIM_AutoReloadWriteCallbackHAL_LPTIM_CompareMatchCallbackHAL_LPTIM_CompareWriteCallbackHAL_LPTIM_DirectionDownCallbackHAL_LPTIM_DirectionUpCallbackHAL_LPTIM_IRQHandlerHAL_LPTIM_InitHAL_LPTIM_MspInitHAL_LPTIM_ReadCounterHAL_LPTIM_TimeOut_Start_ITHAL_LPTIM_TriggerCallbackHAL_MspInitHAL_NVIC_DisableIRQHAL_NVIC_EnableIRQHAL_NVIC_SetPriorityHAL_NVIC_SystemResetHAL_PWR_EnableBkUpAccessHAL_PWR_EnterSTOPModeHAL_RCCEx_PeriphCLKConfigHAL_RCC_ClockConfigHAL_RCC_GetPCLK1FreqHAL_RCC_GetPCLK2FreqHAL_RCC_GetSysClockFreqHAL_RCC_OscConfigHAL_RTC_InitHAL_RTC_MspInitHAL_RTC_WaitForSynchroHAL_SPI_InitHAL_SPI_MspInitHAL_SPI_TransmitHAL_SPI_TransmitReceiveHAL_SYSTICK_ConfigHAL_TIMEx_MasterConfigSynchronizationHAL_TIMEx_RemapConfigHAL_TIM_MspPostInitHAL_TIM_PWM_ConfigChannelHAL_TIM_PWM_InitHAL_TIM_PWM_MspInitHAL_UARTEx_RxEventCallbackHAL_UARTEx_WakeupCallbackHAL_UART_DeInitHAL_UART_ErrorCallbackHAL_UART_IRQHandlerHAL_UART_InitHAL_UART_MspDeInitHAL_UART_MspInitHAL_UART_Receive_DMAHAL_UART_Receive_ITHAL_UART_RxCpltCallbackHAL_UART_RxHalfCpltCallbackHAL_UART_TransmitHAL_UART_Transmit_DMAHAL_UART_Transmit_ITHAL_UART_TxCpltCallbackHAL_UART_TxHalfCpltCallbackHIDO_ATLiteCmdParseHIDO_ATLiteCmdSendHIDO_ATLiteCmdSendOverHIDO_ATLiteDataSendHIDO_ATLiteDeviceInitHIDO_ATLiteDeviceRegisterHIDO_ATLiteEventHIDO_ATLiteGetDebugFlagHIDO_ATLitePollHIDO_ArraryQueueInHIDO_ArraryQueueInitHIDO_ArraryQueueIsEmptyHIDO_ArraryQueueIsFullHIDO_ArraryQueueOutHIDO_BaseQueueDequeueHIDO_BaseQueueEnqueueHIDO_BaseQueueGetContinuousSizeHIDO_BaseQueueGetFrontHIDO_BaseQueueGetRearHIDO_BaseQueueInitHIDO_BaseQueueIsEmptyHIDO_BaseQueueIsFullHIDO_DebugHIDO_DebugExHIDO_DebugHexHIDO_DebugStringHIDO_FSMEventExecuteHIDO_FSMRegisterHIDO_FSMRegisterDebugFuncHIDO_FSMStartTimerHIDO_FSMStateChangeHIDO_InputPollHIDO_InputRegisterHIDO_InputUserVerifyHIDO_LockHIDO_ShellCmdRegisterHIDO_ShellExecuteHIDO_ShellGetCmdCountHIDO_ShellGetCmdNameHIDO_ShellGetInputHIDO_ShellSetInputHIDO_TimerCancelHIDO_TimerCreateHIDO_TimerGetTickHIDO_TimerPollHIDO_TimerStartHIDO_TimerTickHIDO_UnLockHIDO_UtilByteArrayToHexStringHIDO_UtilByteToCharHIDO_UtilBzeroHIDO_UtilCharToHexHIDO_UtilHexStrBufToIntHIDO_UtilHexStrToIntHIDO_UtilIPStringToByteArraryHIDO_UtilIsAsciiStringHIDO_UtilParseFormatHIDO_UtilSnprintfHIDO_UtilStrBufToIntHIDO_UtilStrSplitHIDO_UtilStrToIntHIDO_UtilStrnchrHIDO_VLQDequeueHIDO_VLQEnqueueHIDO_VLQGetDequeueMemberHIDO_VLQGetEnqueueMemberHIDO_VLQInitHardFault_HandlerHexToAsciiSendUDPIIC2_AckIIC2_NAckIIC2_Read_ByteIIC2_Send_ByteIIC2_StartIIC2_StopIIC2_Wait_AckIdleTaskInternet_InitInternet_IsIPReadyInternet_PollLIS3DH_Data_InitLIS3DH_GetWHO_AM_ILIS3DH_ReadOneByteLIS3DH_ReadRegLIS3DH_WriteOneByteLIS3DH_WriteRegLPTIM1_IRQHandlerLPTIM_DisableLoraInitMain_PollMbxTagUwbRecModule_GetCCIDModule_GetIMEIModule_GetIMSIModule_GetLBSLocationAsyncModule_GetRunATCmdModule_LBSLocationNeedRequestModule_LBSLocationResultModule_NeedPowerOffModule_NeedPowerOnModule_PowerEventModule_PowerOffModule_PowerOnModule_RunATCmdModule_RunATCmdEnableModule_RunATCmdResultModule_SetCCIDModule_SetIMEIModule_SetIMSIModule_SignalIntensityNeedRequestModule_SignalIntensityResultNMI_HandlerOnRxDoneOnRxErrorOnRxTimeoutOnTxDoneOnTxTimeoutPendSV_HandlerPowerLedTaskPowerled_PollProgram_InitRGB_RstRGB_SetRGB_Set_BLUERGB_Set_DownRGB_Set_GREENRGB_Set_LEDOFFRGB_Set_REDRGB_Set_UpRGB_Set_WHITERTC_EnterInitModeRTC_ExitInitModeRadioCheckRfFrequencyRadioGetStatusRadioGetWakeupTimeRadioInitRadioIrqProcessRadioIsChannelFreeRadioOnDioIrqRadioRandomRadioReadRadioReadBufferRadioRssiRadioRxRadioRxBoostedRadioSendRadioSetChannelRadioSetMaxPayloadLengthRadioSetModemRadioSetPublicNetworkRadioSetRxConfigRadioSetRxDutyCycleRadioSetTxConfigRadioSetTxContinuousWaveRadioSleepRadioStandbyRadioStartCadRadioTimeOnAirRadioWriteRadioWriteBufferReset_DW1000SPIFlash_BulkEraseSPIFlash_EraseSPIFlash_InitSPIFlash_PinRegisterSPIFlash_ReadJedecIDSPIFlash_WriteSPI_ReadWriteSPI_RegisterSPI_WriteSVC_HandlerSX126xAntSwOffSX126xAntSwOnSX126xCalibrateImageSX126xCheckDeviceReadySX126xClearIrqStatusSX126xGetIrqStatusSX126xGetOperatingModeSX126xGetPaSelectSX126xGetPacketStatusSX126xGetPacketTypeSX126xGetPayloadSX126xGetRssiInstSX126xGetRxBufferStatusSX126xInitSX126xReadBufferSX126xReadCommandSX126xReadRegisterSX126xReadRegistersSX126xResetSX126xSendPayloadSX126xSetBufferBaseAddressSX126xSetCadSX126xSetCrcPolynomialSX126xSetCrcSeedSX126xSetDio2AsRfSwitchCtrlSX126xSetDioIrqParamsSX126xSetLoRaSymbNumTimeoutSX126xSetModulationParamsSX126xSetPaConfigSX126xSetPacketParamsSX126xSetPacketTypeSX126xSetPayloadSX126xSetRegulatorModeSX126xSetRfFrequencySX126xSetRfTxPowerSX126xSetRxSX126xSetRxBoostedSX126xSetRxDutyCycleSX126xSetSleepSX126xSetStandbySX126xSetStopRxTimerOnPreambleDetectSX126xSetSyncWordSX126xSetTxSX126xSetTxContinuousWaveSX126xSetTxParamsSX126xSetWhiteningSeedSX126xWaitOnBusySX126xWakeupSX126xWriteBufferSX126xWriteCommandSX126xWriteRegisterSX126xWriteRegistersSX126x_CS_DiSendComMapSet4LEDColorSet4LEDColor_OffShell_InitSleep_Panduan_PollSocket_CloseSocket_ClosedAllSocket_ConnectSocket_CreateSocket_DestroySocket_GetRemoteAddrSocket_GetRemotePortSocket_GetSocketSendQueueSocket_GetSocketStateSocket_GetTypeSocket_OnClosedSocket_OnConnectFailedSocket_OnConnectedSocket_OnRecvSocket_RecvSocket_RecvDataSocket_SendSocket_SetSocketStateSpiInOutSpi_ChangePrescalerStop_Mode_PollStop_Mode_chulelora_PollSwitchLoraSettingsSysTick_HandlerSystemClock_ConfigSystemInitUART_AdvFeatureConfigUART_CheckIdleStateUART_SetConfigUART_Start_Receive_DMAUART_Start_Receive_ITUART_WaitOnFlagUntilTimeoutUDPClient_HeartbeatUDPClient_InitUDPClient_PollUDPClient_UploadGPSUDPClient_UploadhexUSART1_IRQHandlerUSART2_IRQHandlerUSART4_5_IRQHandlerUWB_WkupUart_GetCharUart_GetHandleUart_InitUart_ReConfigBaudRateUart_ReInitUart_RegisterUart_RxErrorFromISRUart_RxOverFromISRUart_SendUart_TxOverFromISRUpdateProcessUsartParseDataHandlerUwb_CS_diUwb_Zubao_PollYundong_Panduan_Poll__0printf__1printf__2printf__c89printfprintf__0snprintf__1snprintf__2snprintf__c89snprintfsnprintf__0sprintf__1sprintf__2sprintf__c89sprintfsprintf__0vsnprintf__1vsnprintf__2vsnprintf__c89vsnprintfvsnprintf__ARM_clz__ARM_common_ll_muluu__ARM_common_switch8__aeabi_errno_addr__rt_errno_addr__read_errno__scatterload_copy__scatterload_null__scatterload_zeroinit__set_errno_dwt_aonarrayupload_dwt_configlde_dwt_enableclocks_dwt_loaducodefromrom_dwt_otpread_is_digitatofceildelay_msdelay_usdwt_configuredwt_configuresleepdwt_entersleepdwt_entersleepaftertxdwt_forcetrxoffdwt_initialisedwt_read16bitoffsetregdwt_read32bitoffsetregdwt_readdeviddwt_readfromdevicedwt_readrxdatadwt_readrxtimestampdwt_rxenabledwt_setdelayedtrxtimedwt_setrxantennadelaydwt_setrxtimeoutdwt_settxantennadelaydwt_starttxdwt_syncrxbufptrsdwt_write16bitoffsetregdwt_write32bitoffsetregdwt_writetodevicedwt_writetxdatadwt_writetxfctrldwt_xtaltrimfloorfputcmainparameter_initreadfromspirintsave_com_map_to_flashw28delaywritetospiAHBPrescTablePLLMulTableAPBPrescTableg_stStateAIR780Eg_stStateAIR780EInitg_stStateAIR780EPowerOffg_stStateAIR780EPowerOng_stStateAIR780EATCmdTestg_stStateAIR780EWaitSimCardReadyg_stStateAIR780EATCmdInitg_stStateAIR780EIdleg_stStateAIR780EReadyg_stStateAIR780EIPInitg_stStateAIR780EIPReadyg_stStateAIR780EIPPollg_stStateAIR780EIPCheckg_stStateAIR780ESearchingNetworkg_stStateAIR780ESocketConnectg_stStateAIR780ESocketCloseg_stStateAIR780ESocketSendDataRadioBandwidthsFskBandwidthschan_idxtx_configagc_configsftshdtune1digital_bb_configlde_replicaCoeff__ctype_tableRegion$$Table$$BaseRegion$$Table$$Limitbat_percentnomove_flagbeep_statebat_timeyundong_stategpslednumair780_stateheart_timeirq_numnomove_countfangchai_timeyundong_timeuwbledgpsledloraledpowerledClose_RMCdev_idtag_frequencygroup_iduwTickFrequwTickPriouwTickSystemCoreClockg_stStateAIR780ERunATCmdg_stStateAIR780ECloseWirelessg_stStateAIR780EOpenWirelessg_stStateAIR780ECSQg_stStateAIR780ELocchargedbg_flagverfint_caladc_valbat_volttestflagtest111heartbeasend_flagbat_percent2userkey_state4gbeepontimepower_statechargeonimu_enableGPS_successful_flagfangchai_flagfangchai_stateonly_one_flagonly_one_flag1tagsequwb_sendLBS_dataidtaglist_numreport_ancnumtemp231uwbdezhuangtaipclk1lisidtemplisidlis2dhdataRssiValueSnrValueBufferSizefreq_testMaxPayloadLengthRxContinuousIrqFiredTxTimeoutRxTimeoutFrequencyErrormodule_powerpll2_configrx_configdwnsSFDleng_u32TimerTickg_u64TimerTick__stdouthadchlptim1hrtchspi1htim3huart1huart2huart5hdma_usart5_rxpFlashg_stFSMAIR780El_stGPSg_com_mapsenddataGPS_datatagid_listtagdist_listtagbat_listreport_ancdistreport_ancidmUsartReceivePackRX_BufferRadioPktStatusRadioRxPayloadSX126x__initial_sp@ARMComponent: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed]ArmLink --strict --library_type=microlib --callgraph --load_addr_map_info --map --symbols --xref --diag_suppress=9931 --cpu=Cortex-M0+ --list=STM32L071RB.map --output=STM32L071RB\STM32L071RB.axf --scatter=STM32L071RB\STM32L071RB.sct --info=summarysizes,sizes,totals,unused,veneers
C:\Keil_v5\ARM\ARMCC\Bin\..\lib\armlib\h_p.lC:\Keil_v5\ARM\ARMCC\Bin\..\lib\armlib\m_ps.lC:\Keil_v5\ARM\ARMCC\Bin\..\lib\armlib\mc_p.lC:\Keil_v5\ARM\ARMCC\Bin\..\lib\armlib\mf_p.lC:\Keil_v5\ARM\ARMCC\Bin\..\lib\armlib\vfpsupport.lInput Comments:startup_stm32l071xx.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec]ArmAsm --debug --xref --diag_suppress=9931 --cpu=Cortex-M0+ --apcs=interwork --depend=stm32l071rb\startup_stm32l071xx.d  -I.\RTE\_STM32L071RB -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\Smain.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed]armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M0+ --fpu=SoftVFP --output=stm32l071rb\main.o --vfemode=force
Input Comments:p7560-3Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec]armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M0+ --fpu=SoftVFP --apcs=/interwork/interwork --no_divide main.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]ArmCC --c99 --split_sections --debug -c -ostm32l071rb\main.o --depend=stm32l071rb\main.d --cpu=Cortex-M0+ --apcs=interwork -O3 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../HIDOLibrary/Include -I../FML/Internet/Module/AIR780E -I../FML/Internet/Module -I../FML/Internet -I../FML -I../HAL -I../APL -I../radio -I../decadriver -I.\RTE\_STM32L071RB -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx -D_RTK_MODE_ --omf_browse=stm32l071rb\main.crf ../Core/Src/main.cstm32l0xx_it.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed]armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M0+ --fpu=SoftVFP --output=stm32l071rb\stm32l0xx_it.o --vfemode=force
Input Comments:p1479c-3Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec]armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M0+ --fpu=SoftVFP --apcs=/interwork/interwork --no_divide stm32l0xx_it.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]ArmCC --c99 --split_sections --debug -c -ostm32l071rb\stm32l0xx_it.o --depend=stm32l071rb\stm32l0xx_it.d --cpu=Cortex-M0+ --apcs=interwork -O3 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../HIDOLibrary/Include -I../FML/Internet/Module/AIR780E -I../FML/Internet/Module -I../FML/Internet -I../FML -I../HAL -I../APL -I../radio -I../decadriver -I.\RTE\_STM32L071RB -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx -D_RTK_MODE_ --omf_browse=stm32l071rb\stm32l0xx_it.crf ../Core/Src/stm32l0xx_it.cstm32l0xx_hal_msp.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed]armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M0+ --fpu=SoftVFP --output=stm32l071rb\stm32l0xx_hal_msp.o --vfemode=force
Input Comments:p16a98-3Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec]armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M0+ --fpu=SoftVFP --apcs=/interwork/interwork --no_divide stm32l0xx_hal_msp.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]ArmCC --c99 --split_sections --debug -c -ostm32l071rb\stm32l0xx_hal_msp.o --depend=stm32l071rb\stm32l0xx_hal_msp.d --cpu=Cortex-M0+ --apcs=interwork -O3 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../HIDOLibrary/Include -I../FML/Internet/Module/AIR780E -I../FML/Internet/Module -I../FML/Internet -I../FML -I../HAL -I../APL -I../radio -I../decadriver -I.\RTE\_STM32L071RB -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx -D_RTK_MODE_ --omf_browse=stm32l071rb\stm32l0xx_hal_msp.crf ../Core/Src/stm32l0xx_hal_msp.cstm32l0xx_hal_adc.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed]armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M0+ --fpu=SoftVFP --output=stm32l071rb\stm32l0xx_hal_adc.o --vfemode=force
Input Comments:pe994-3Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec]armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M0+ --fpu=SoftVFP --apcs=/interwork/interwork --no_divide stm32l0xx_hal_adc.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]ArmCC --c99 --split_sections --debug -c -ostm32l071rb\stm32l0xx_hal_adc.o --depend=stm32l071rb\stm32l0xx_hal_adc.d --cpu=Cortex-M0+ --apcs=interwork -O3 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../HIDOLibrary/Include -I../FML/Internet/Module/AIR780E -I../FML/Internet/Module -I../FML/Internet -I../FML -I../HAL -I../APL -I../radio -I../decadriver -I.\RTE\_STM32L071RB -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx -D_RTK_MODE_ --omf_browse=stm32l071rb\stm32l0xx_hal_adc.crf ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_adc.cstm32l0xx_hal_adc_ex.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed]armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M0+ --fpu=SoftVFP --output=stm32l071rb\stm32l0xx_hal_adc_ex.o --vfemode=force
Input Comments:p119a4-3Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec]armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M0+ --fpu=SoftVFP --apcs=/interwork/interwork --no_divide stm32l0xx_hal_adc_ex.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]ArmCC --c99 --split_sections --debug -c -ostm32l071rb\stm32l0xx_hal_adc_ex.o --depend=stm32l071rb\stm32l0xx_hal_adc_ex.d --cpu=Cortex-M0+ --apcs=interwork -O3 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../HIDOLibrary/Include -I../FML/Internet/Module/AIR780E -I../FML/Internet/Module -I../FML/Internet -I../FML -I../HAL -I../APL -I../radio -I../decadriver -I.\RTE\_STM32L071RB -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx -D_RTK_MODE_ --omf_browse=stm32l071rb\stm32l0xx_hal_adc_ex.crf ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_adc_ex.cstm32l0xx_hal.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed]armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M0+ --fpu=SoftVFP --output=stm32l071rb\stm32l0xx_hal.o --vfemode=force
Input Comments:p14de0-3Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec]armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M0+ --fpu=SoftVFP --apcs=/interwork/interwork --no_divide stm32l0xx_hal.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]ArmCC --c99 --split_sections --debug -c -ostm32l071rb\stm32l0xx_hal.o --depend=stm32l071rb\stm32l0xx_hal.d --cpu=Cortex-M0+ --apcs=interwork -O3 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../HIDOLibrary/Include -I../FML/Internet/Module/AIR780E -I../FML/Internet/Module -I../FML/Internet -I../FML -I../HAL -I../APL -I../radio -I../decadriver -I.\RTE\_STM32L071RB -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx -D_RTK_MODE_ --omf_browse=stm32l071rb\stm32l0xx_hal.crf ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal.cstm32l0xx_hal_i2c.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed]armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M0+ --fpu=SoftVFP --output=stm32l071rb\stm32l0xx_hal_i2c.o --vfemode=force
Input Comments:pfd40-3Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec]armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M0+ --fpu=SoftVFP --apcs=/interwork/interwork --no_divide stm32l0xx_hal_i2c.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]ArmCC --c99 --split_sections --debug -c -ostm32l071rb\stm32l0xx_hal_i2c.o --depend=stm32l071rb\stm32l0xx_hal_i2c.d --cpu=Cortex-M0+ --apcs=interwork -O3 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../HIDOLibrary/Include -I../FML/Internet/Module/AIR780E -I../FML/Internet/Module -I../FML/Internet -I../FML -I../HAL -I../APL -I../radio -I../decadriver -I.\RTE\_STM32L071RB -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx -D_RTK_MODE_ --omf_browse=stm32l071rb\stm32l0xx_hal_i2c.crf ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_i2c.cstm32l0xx_hal_i2c_ex.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed]armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M0+ --fpu=SoftVFP --output=stm32l071rb\stm32l0xx_hal_i2c_ex.o --vfemode=force
Input Comments:p14394-3Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec]armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M0+ --fpu=SoftVFP --apcs=/interwork/interwork --no_divide stm32l0xx_hal_i2c_ex.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]ArmCC --c99 --split_sections --debug -c -ostm32l071rb\stm32l0xx_hal_i2c_ex.o --depend=stm32l071rb\stm32l0xx_hal_i2c_ex.d --cpu=Cortex-M0+ --apcs=interwork -O3 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../HIDOLibrary/Include -I../FML/Internet/Module/AIR780E -I../FML/Internet/Module -I../FML/Internet -I../FML -I../HAL -I../APL -I../radio -I../decadriver -I.\RTE\_STM32L071RB -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx -D_RTK_MODE_ --omf_browse=stm32l071rb\stm32l0xx_hal_i2c_ex.crf ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_i2c_ex.cstm32l0xx_hal_rcc.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed]armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M0+ --fpu=SoftVFP --output=stm32l071rb\stm32l0xx_hal_rcc.o --vfemode=force
Input Comments:pf378-3Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec]armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M0+ --fpu=SoftVFP --apcs=/interwork/interwork --no_divide stm32l0xx_hal_rcc.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]ArmCC --c99 --split_sections --debug -c -ostm32l071rb\stm32l0xx_hal_rcc.o --depend=stm32l071rb\stm32l0xx_hal_rcc.d --cpu=Cortex-M0+ --apcs=interwork -O3 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../HIDOLibrary/Include -I../FML/Internet/Module/AIR780E -I../FML/Internet/Module -I../FML/Internet -I../FML -I../HAL -I../APL -I../radio -I../decadriver -I.\RTE\_STM32L071RB -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx -D_RTK_MODE_ --omf_browse=stm32l071rb\stm32l0xx_hal_rcc.crf ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.cstm32l0xx_hal_rcc_ex.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed]armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M0+ --fpu=SoftVFP --output=stm32l071rb\stm32l0xx_hal_rcc_ex.o --vfemode=force
Input Comments:pd978-3Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec]armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M0+ --fpu=SoftVFP --apcs=/interwork/interwork --no_divide stm32l0xx_hal_rcc_ex.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]ArmCC --c99 --split_sections --debug -c -ostm32l071rb\stm32l0xx_hal_rcc_ex.o --depend=stm32l071rb\stm32l0xx_hal_rcc_ex.d --cpu=Cortex-M0+ --apcs=interwork -O3 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../HIDOLibrary/Include -I../FML/Internet/Module/AIR780E -I../FML/Internet/Module -I../FML/Internet -I../FML -I../HAL -I../APL -I../radio -I../decadriver -I.\RTE\_STM32L071RB -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx -D_RTK_MODE_ --omf_browse=stm32l071rb\stm32l0xx_hal_rcc_ex.crf ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.cstm32l0xx_hal_flash_ramfunc.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed]armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M0+ --fpu=SoftVFP --output=stm32l071rb\stm32l0xx_hal_flash_ramfunc.o --vfemode=force
Input Comments:p13c1c-3Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec]armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M0+ --fpu=SoftVFP --apcs=/interwork/interwork --no_divide stm32l0xx_hal_flash_ramfunc.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]ArmCC --c99 --split_sections --debug -c -ostm32l071rb\stm32l0xx_hal_flash_ramfunc.o --depend=stm32l071rb\stm32l0xx_hal_flash_ramfunc.d --cpu=Cortex-M0+ --apcs=interwork -O3 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../HIDOLibrary/Include -I../FML/Internet/Module/AIR780E -I../FML/Internet/Module -I../FML/Internet -I../FML -I../HAL -I../APL -I../radio -I../decadriver -I.\RTE\_STM32L071RB -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx -D_RTK_MODE_ --omf_browse=stm32l071rb\stm32l0xx_hal_flash_ramfunc.crf ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_flash_ramfunc.cstm32l0xx_hal_flash.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed]armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M0+ --fpu=SoftVFP --output=stm32l071rb\stm32l0xx_hal_flash.o --vfemode=force
Input Comments:p1596c-3Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec]armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M0+ --fpu=SoftVFP --apcs=/interwork/interwork --no_divide stm32l0xx_hal_flash.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]ArmCC --c99 --split_sections --debug -c -ostm32l071rb\stm32l0xx_hal_flash.o --depend=stm32l071rb\stm32l0xx_hal_flash.d --cpu=Cortex-M0+ --apcs=interwork -O3 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../HIDOLibrary/Include -I../FML/Internet/Module/AIR780E -I../FML/Internet/Module -I../FML/Internet -I../FML -I../HAL -I../APL -I../radio -I../decadriver -I.\RTE\_STM32L071RB -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx -D_RTK_MODE_ --omf_browse=stm32l071rb\stm32l0xx_hal_flash.crf ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_flash.cstm32l0xx_hal_flash_ex.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed]armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M0+ --fpu=SoftVFP --output=stm32l071rb\stm32l0xx_hal_flash_ex.o --vfemode=force
Input Comments:p14aec-3Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec]armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M0+ --fpu=SoftVFP --apcs=/interwork/interwork --no_divide stm32l0xx_hal_flash_ex.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]ArmCC --c99 --split_sections --debug -c -ostm32l071rb\stm32l0xx_hal_flash_ex.o --depend=stm32l071rb\stm32l0xx_hal_flash_ex.d --cpu=Cortex-M0+ --apcs=interwork -O3 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../HIDOLibrary/Include -I../FML/Internet/Module/AIR780E -I../FML/Internet/Module -I../FML/Internet -I../FML -I../HAL -I../APL -I../radio -I../decadriver -I.\RTE\_STM32L071RB -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx -D_RTK_MODE_ --omf_browse=stm32l071rb\stm32l0xx_hal_flash_ex.crf ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_flash_ex.cstm32l0xx_hal_rtc_ex.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed]armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M0+ --fpu=SoftVFP --output=stm32l071rb\stm32l0xx_hal_rtc_ex.o --vfemode=force
Input Comments:p12e70-3Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec]armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M0+ --fpu=SoftVFP --apcs=/interwork/interwork --no_divide stm32l0xx_hal_rtc_ex.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]ArmCC --c99 --split_sections --debug -c -ostm32l071rb\stm32l0xx_hal_rtc_ex.o --depend=stm32l071rb\stm32l0xx_hal_rtc_ex.d --cpu=Cortex-M0+ --apcs=interwork -O3 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../HIDOLibrary/Include -I../FML/Internet/Module/AIR780E -I../FML/Internet/Module -I../FML/Internet -I../FML -I../HAL -I../APL -I../radio -I../decadriver -I.\RTE\_STM32L071RB -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx -D_RTK_MODE_ --omf_browse=stm32l071rb\stm32l0xx_hal_rtc_ex.crf ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rtc_ex.cstm32l0xx_hal_gpio.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed]armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M0+ --fpu=SoftVFP --output=stm32l071rb\stm32l0xx_hal_gpio.o --vfemode=force
Input Comments:p16e24-3Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec]armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M0+ --fpu=SoftVFP --apcs=/interwork/interwork --no_divide stm32l0xx_hal_gpio.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]ArmCC --c99 --split_sections --debug -c -ostm32l071rb\stm32l0xx_hal_gpio.o --depend=stm32l071rb\stm32l0xx_hal_gpio.d --cpu=Cortex-M0+ --apcs=interwork -O3 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../HIDOLibrary/Include -I../FML/Internet/Module/AIR780E -I../FML/Internet/Module -I../FML/Internet -I../FML -I../HAL -I../APL -I../radio -I../decadriver -I.\RTE\_STM32L071RB -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx -D_RTK_MODE_ --omf_browse=stm32l071rb\stm32l0xx_hal_gpio.crf ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_gpio.cstm32l0xx_hal_dma.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed]armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M0+ --fpu=SoftVFP --output=stm32l071rb\stm32l0xx_hal_dma.o --vfemode=force
Input Comments:p16e14-3Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec]armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M0+ --fpu=SoftVFP --apcs=/interwork/interwork --no_divide stm32l0xx_hal_dma.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]ArmCC --c99 --split_sections --debug -c -ostm32l071rb\stm32l0xx_hal_dma.o --depend=stm32l071rb\stm32l0xx_hal_dma.d --cpu=Cortex-M0+ --apcs=interwork -O3 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../HIDOLibrary/Include -I../FML/Internet/Module/AIR780E -I../FML/Internet/Module -I../FML/Internet -I../FML -I../HAL -I../APL -I../radio -I../decadriver -I.\RTE\_STM32L071RB -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx -D_RTK_MODE_ --omf_browse=stm32l071rb\stm32l0xx_hal_dma.crf ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_dma.cstm32l0xx_hal_pwr.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed]armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M0+ --fpu=SoftVFP --output=stm32l071rb\stm32l0xx_hal_pwr.o --vfemode=force
Input Comments:p10320-3Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec]armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M0+ --fpu=SoftVFP --apcs=/interwork/interwork --no_divide stm32l0xx_hal_pwr.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]ArmCC --c99 --split_sections --debug -c -ostm32l071rb\stm32l0xx_hal_pwr.o --depend=stm32l071rb\stm32l0xx_hal_pwr.d --cpu=Cortex-M0+ --apcs=interwork -O3 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../HIDOLibrary/Include -I../FML/Internet/Module/AIR780E -I../FML/Internet/Module -I../FML/Internet -I../FML -I../HAL -I../APL -I../radio -I../decadriver -I.\RTE\_STM32L071RB -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx -D_RTK_MODE_ --omf_browse=stm32l071rb\stm32l0xx_hal_pwr.crf ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_pwr.cstm32l0xx_hal_pwr_ex.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed]armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M0+ --fpu=SoftVFP --output=stm32l071rb\stm32l0xx_hal_pwr_ex.o --vfemode=force
Input Comments:p17670-3Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec]armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M0+ --fpu=SoftVFP --apcs=/interwork/interwork --no_divide stm32l0xx_hal_pwr_ex.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]ArmCC --c99 --split_sections --debug -c -ostm32l071rb\stm32l0xx_hal_pwr_ex.o --depend=stm32l071rb\stm32l0xx_hal_pwr_ex.d --cpu=Cortex-M0+ --apcs=interwork -O3 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../HIDOLibrary/Include -I../FML/Internet/Module/AIR780E -I../FML/Internet/Module -I../FML/Internet -I../FML -I../HAL -I../APL -I../radio -I../decadriver -I.\RTE\_STM32L071RB -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx -D_RTK_MODE_ --omf_browse=stm32l071rb\stm32l0xx_hal_pwr_ex.crf ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_pwr_ex.cstm32l0xx_hal_cortex.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed]armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M0+ --fpu=SoftVFP --output=stm32l071rb\stm32l0xx_hal_cortex.o --vfemode=force
Input Comments:p17788-3Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec]armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M0+ --fpu=SoftVFP --apcs=/interwork/interwork --no_divide stm32l0xx_hal_cortex.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]ArmCC --c99 --split_sections --debug -c -ostm32l071rb\stm32l0xx_hal_cortex.o --depend=stm32l071rb\stm32l0xx_hal_cortex.d --cpu=Cortex-M0+ --apcs=interwork -O3 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../HIDOLibrary/Include -I../FML/Internet/Module/AIR780E -I../FML/Internet/Module -I../FML/Internet -I../FML -I../HAL -I../APL -I../radio -I../decadriver -I.\RTE\_STM32L071RB -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx -D_RTK_MODE_ --omf_browse=stm32l071rb\stm32l0xx_hal_cortex.crf ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_cortex.cstm32l0xx_hal_exti.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed]armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M0+ --fpu=SoftVFP --output=stm32l071rb\stm32l0xx_hal_exti.o --vfemode=force
Input Comments:p17794-3Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec]armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M0+ --fpu=SoftVFP --apcs=/interwork/interwork --no_divide stm32l0xx_hal_exti.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]ArmCC --c99 --split_sections --debug -c -ostm32l071rb\stm32l0xx_hal_exti.o --depend=stm32l071rb\stm32l0xx_hal_exti.d --cpu=Cortex-M0+ --apcs=interwork -O3 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../HIDOLibrary/Include -I../FML/Internet/Module/AIR780E -I../FML/Internet/Module -I../FML/Internet -I../FML -I../HAL -I../APL -I../radio -I../decadriver -I.\RTE\_STM32L071RB -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx -D_RTK_MODE_ --omf_browse=stm32l071rb\stm32l0xx_hal_exti.crf ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_exti.cstm32l0xx_hal_lptim.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed]armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M0+ --fpu=SoftVFP --output=stm32l071rb\stm32l0xx_hal_lptim.o --vfemode=force
Input Comments:p174b8-3Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec]armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M0+ --fpu=SoftVFP --apcs=/interwork/interwork --no_divide stm32l0xx_hal_lptim.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]ArmCC --c99 --split_sections --debug -c -ostm32l071rb\stm32l0xx_hal_lptim.o --depend=stm32l071rb\stm32l0xx_hal_lptim.d --cpu=Cortex-M0+ --apcs=interwork -O3 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../HIDOLibrary/Include -I../FML/Internet/Module/AIR780E -I../FML/Internet/Module -I../FML/Internet -I../FML -I../HAL -I../APL -I../radio -I../decadriver -I.\RTE\_STM32L071RB -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx -D_RTK_MODE_ --omf_browse=stm32l071rb\stm32l0xx_hal_lptim.crf ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_lptim.cdbg.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed]armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M0+ --fpu=SoftVFP --output=stm32l071rb\dbg.o --vfemode=force
Input Comments:p14f50-3Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec]armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M0+ --fpu=SoftVFP --apcs=/interwork/interwork --no_divide dbg.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]ArmCC --c99 --split_sections --debug -c -ostm32l071rb\dbg.o --depend=stm32l071rb\dbg.d --cpu=Cortex-M0+ --apcs=interwork -O3 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../HIDOLibrary/Include -I../FML/Internet/Module/AIR780E -I../FML/Internet/Module -I../FML/Internet -I../FML -I../HAL -I../APL -I../radio -I../decadriver -I.\RTE\_STM32L071RB -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx -D_RTK_MODE_ --omf_browse=stm32l071rb\dbg.crf ..\FML\DBG.cstm32l0xx_hal_rtc.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed]armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M0+ --fpu=SoftVFP --output=stm32l071rb\stm32l0xx_hal_rtc.o --vfemode=force
Input Comments:p17514-3Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec]armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M0+ --fpu=SoftVFP --apcs=/interwork/interwork --no_divide stm32l0xx_hal_rtc.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]ArmCC --c99 --split_sections --debug -c -ostm32l071rb\stm32l0xx_hal_rtc.o --depend=stm32l071rb\stm32l0xx_hal_rtc.d --cpu=Cortex-M0+ --apcs=interwork -O3 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../HIDOLibrary/Include -I../FML/Internet/Module/AIR780E -I../FML/Internet/Module -I../FML/Internet -I../FML -I../HAL -I../APL -I../radio -I../decadriver -I.\RTE\_STM32L071RB -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx -D_RTK_MODE_ --omf_browse=stm32l071rb\stm32l0xx_hal_rtc.crf ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rtc.cstm32l0xx_hal_spi.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed]armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M0+ --fpu=SoftVFP --output=stm32l071rb\stm32l0xx_hal_spi.o --vfemode=force
Input Comments:p124ec-3Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec]armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M0+ --fpu=SoftVFP --apcs=/interwork/interwork --no_divide stm32l0xx_hal_spi.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]ArmCC --c99 --split_sections --debug -c -ostm32l071rb\stm32l0xx_hal_spi.o --depend=stm32l071rb\stm32l0xx_hal_spi.d --cpu=Cortex-M0+ --apcs=interwork -O3 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../HIDOLibrary/Include -I../FML/Internet/Module/AIR780E -I../FML/Internet/Module -I../FML/Internet -I../FML -I../HAL -I../APL -I../radio -I../decadriver -I.\RTE\_STM32L071RB -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx -D_RTK_MODE_ --omf_browse=stm32l071rb\stm32l0xx_hal_spi.crf ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_spi.cstm32l0xx_hal_tim.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed]armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M0+ --fpu=SoftVFP --output=stm32l071rb\stm32l0xx_hal_tim.o --vfemode=force
Input Comments:pbdcc-3Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec]armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M0+ --fpu=SoftVFP --apcs=/interwork/interwork --no_divide stm32l0xx_hal_tim.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]ArmCC --c99 --split_sections --debug -c -ostm32l071rb\stm32l0xx_hal_tim.o --depend=stm32l071rb\stm32l0xx_hal_tim.d --cpu=Cortex-M0+ --apcs=interwork -O3 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../HIDOLibrary/Include -I../FML/Internet/Module/AIR780E -I../FML/Internet/Module -I../FML/Internet -I../FML -I../HAL -I../APL -I../radio -I../decadriver -I.\RTE\_STM32L071RB -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx -D_RTK_MODE_ --omf_browse=stm32l071rb\stm32l0xx_hal_tim.crf ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_tim.cstm32l0xx_hal_tim_ex.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed]armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M0+ --fpu=SoftVFP --output=stm32l071rb\stm32l0xx_hal_tim_ex.o --vfemode=force
Input Comments:p17630-3Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec]armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M0+ --fpu=SoftVFP --apcs=/interwork/interwork --no_divide stm32l0xx_hal_tim_ex.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]ArmCC --c99 --split_sections --debug -c -ostm32l071rb\stm32l0xx_hal_tim_ex.o --depend=stm32l071rb\stm32l0xx_hal_tim_ex.d --cpu=Cortex-M0+ --apcs=interwork -O3 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../HIDOLibrary/Include -I../FML/Internet/Module/AIR780E -I../FML/Internet/Module -I../FML/Internet -I../FML -I../HAL -I../APL -I../radio -I../decadriver -I.\RTE\_STM32L071RB -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx -D_RTK_MODE_ --omf_browse=stm32l071rb\stm32l0xx_hal_tim_ex.crf ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_tim_ex.cstm32l0xx_hal_uart.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed]armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M0+ --fpu=SoftVFP --output=stm32l071rb\stm32l0xx_hal_uart.o --vfemode=force
Input Comments:p11e04-3Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec]armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M0+ --fpu=SoftVFP --apcs=/interwork/interwork --no_divide stm32l0xx_hal_uart.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]ArmCC --c99 --split_sections --debug -c -ostm32l071rb\stm32l0xx_hal_uart.o --depend=stm32l071rb\stm32l0xx_hal_uart.d --cpu=Cortex-M0+ --apcs=interwork -O3 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../HIDOLibrary/Include -I../FML/Internet/Module/AIR780E -I../FML/Internet/Module -I../FML/Internet -I../FML -I../HAL -I../APL -I../radio -I../decadriver -I.\RTE\_STM32L071RB -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx -D_RTK_MODE_ --omf_browse=stm32l071rb\stm32l0xx_hal_uart.crf ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.cstm32l0xx_hal_uart_ex.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed]armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M0+ --fpu=SoftVFP --output=stm32l071rb\stm32l0xx_hal_uart_ex.o --vfemode=force
Input Comments:p1764c-3Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec]armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M0+ --fpu=SoftVFP --apcs=/interwork/interwork --no_divide stm32l0xx_hal_uart_ex.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]ArmCC --c99 --split_sections --debug -c -ostm32l071rb\stm32l0xx_hal_uart_ex.o --depend=stm32l071rb\stm32l0xx_hal_uart_ex.d --cpu=Cortex-M0+ --apcs=interwork -O3 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../HIDOLibrary/Include -I../FML/Internet/Module/AIR780E -I../FML/Internet/Module -I../FML/Internet -I../FML -I../HAL -I../APL -I../radio -I../decadriver -I.\RTE\_STM32L071RB -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx -D_RTK_MODE_ --omf_browse=stm32l071rb\stm32l0xx_hal_uart_ex.crf ../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart_ex.csystem_stm32l0xx.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed]armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M0+ --fpu=SoftVFP --output=stm32l071rb\system_stm32l0xx.o --vfemode=force
Input Comments:p12f2c-3Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec]armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M0+ --fpu=SoftVFP --apcs=/interwork/interwork --no_divide system_stm32l0xx.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]ArmCC --c99 --split_sections --debug -c -ostm32l071rb\system_stm32l0xx.o --depend=stm32l071rb\system_stm32l0xx.d --cpu=Cortex-M0+ --apcs=interwork -O3 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../HIDOLibrary/Include -I../FML/Internet/Module/AIR780E -I../FML/Internet/Module -I../FML/Internet -I../FML -I../HAL -I../APL -I../radio -I../decadriver -I.\RTE\_STM32L071RB -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx -D_RTK_MODE_ --omf_browse=stm32l071rb\system_stm32l0xx.crf ../Core/Src/system_stm32l0xx.cspiflash.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed]armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M0+ --fpu=SoftVFP --output=stm32l071rb\spiflash.o --vfemode=force
Input Comments:p14ecc-3Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec]armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M0+ --fpu=SoftVFP --apcs=/interwork/interwork --no_divide spiflash.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]ArmCC --c99 --split_sections --debug -c -ostm32l071rb\spiflash.o --depend=stm32l071rb\spiflash.d --cpu=Cortex-M0+ --apcs=interwork -O3 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../HIDOLibrary/Include -I../FML/Internet/Module/AIR780E -I../FML/Internet/Module -I../FML/Internet -I../FML -I../HAL -I../APL -I../radio -I../decadriver -I.\RTE\_STM32L071RB -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx -D_RTK_MODE_ --omf_browse=stm32l071rb\spiflash.crf ..\FML\SPIFlash.cair780edriver.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed]armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M0+ --fpu=SoftVFP --output=stm32l071rb\air780edriver.o --vfemode=force
Input Comments:p17690-3Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec]armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M0+ --fpu=SoftVFP --apcs=/interwork/interwork --no_divide air780edriver.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]ArmCC --c99 --split_sections --debug -c -ostm32l071rb\air780edriver.o --depend=stm32l071rb\air780edriver.d --cpu=Cortex-M0+ --apcs=interwork -O3 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../HIDOLibrary/Include -I../FML/Internet/Module/AIR780E -I../FML/Internet/Module -I../FML/Internet -I../FML -I../HAL -I../APL -I../radio -I../decadriver -I.\RTE\_STM32L071RB -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx -D_RTK_MODE_ --omf_browse=stm32l071rb\air780edriver.crf ..\FML\Internet\Module\AIR780E\AIR780EDriver.cair780efsm.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]ArmCC --c99 --split_sections --debug -c -ostm32l071rb\air780efsm.o --depend=stm32l071rb\air780efsm.d --cpu=Cortex-M0+ --apcs=interwork -O3 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../HIDOLibrary/Include -I../FML/Internet/Module/AIR780E -I../FML/Internet/Module -I../FML/Internet -I../FML -I../HAL -I../APL -I../radio -I../decadriver -I.\RTE\_STM32L071RB -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx -D_RTK_MODE_ --omf_browse=stm32l071rb\air780efsm.crf ..\FML\Internet\Module\AIR780E\AIR780EFSM.cair780esocket.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed]armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M0+ --fpu=SoftVFP --output=stm32l071rb\air780esocket.o --vfemode=force
Input Comments:p176dc-3Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec]armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M0+ --fpu=SoftVFP --apcs=/interwork/interwork --no_divide air780esocket.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]ArmCC --c99 --split_sections --debug -c -ostm32l071rb\air780esocket.o --depend=stm32l071rb\air780esocket.d --cpu=Cortex-M0+ --apcs=interwork -O3 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../HIDOLibrary/Include -I../FML/Internet/Module/AIR780E -I../FML/Internet/Module -I../FML/Internet -I../FML -I../HAL -I../APL -I../radio -I../decadriver -I.\RTE\_STM32L071RB -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx -D_RTK_MODE_ --omf_browse=stm32l071rb\air780esocket.crf ..\FML\Internet\Module\AIR780E\AIR780ESocket.cair780ecsq.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]ArmCC --c99 --split_sections --debug -c -ostm32l071rb\air780ecsq.o --depend=stm32l071rb\air780ecsq.d --cpu=Cortex-M0+ --apcs=interwork -O3 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../HIDOLibrary/Include -I../FML/Internet/Module/AIR780E -I../FML/Internet/Module -I../FML/Internet -I../FML -I../HAL -I../APL -I../radio -I../decadriver -I.\RTE\_STM32L071RB -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx -D_RTK_MODE_ --omf_browse=stm32l071rb\air780ecsq.crf ..\FML\Internet\Module\AIR780E\AIR780ECSQ.cinternet.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]ArmCC --c99 --split_sections --debug -c -ostm32l071rb\internet.o --depend=stm32l071rb\internet.d --cpu=Cortex-M0+ --apcs=interwork -O3 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../HIDOLibrary/Include -I../FML/Internet/Module/AIR780E -I../FML/Internet/Module -I../FML/Internet -I../FML -I../HAL -I../APL -I../radio -I../decadriver -I.\RTE\_STM32L071RB -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx -D_RTK_MODE_ --omf_browse=stm32l071rb\internet.crf ..\FML\Internet\Internet.cmodule.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]ArmCC --c99 --split_sections --debug -c -ostm32l071rb\module.o --depend=stm32l071rb\module.d --cpu=Cortex-M0+ --apcs=interwork -O3 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../HIDOLibrary/Include -I../FML/Internet/Module/AIR780E -I../FML/Internet/Module -I../FML/Internet -I../FML -I../HAL -I../APL -I../radio -I../decadriver -I.\RTE\_STM32L071RB -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx -D_RTK_MODE_ --omf_browse=stm32l071rb\module.crf ..\FML\Internet\Module.csocket.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]ArmCC --c99 --split_sections --debug -c -ostm32l071rb\socket.o --depend=stm32l071rb\socket.d --cpu=Cortex-M0+ --apcs=interwork -O3 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../HIDOLibrary/Include -I../FML/Internet/Module/AIR780E -I../FML/Internet/Module -I../FML/Internet -I../FML -I../HAL -I../APL -I../radio -I../decadriver -I.\RTE\_STM32L071RB -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx -D_RTK_MODE_ --omf_browse=stm32l071rb\socket.crf ..\FML\Internet\Socket.cair780eloc.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]ArmCC --c99 --split_sections --debug -c -ostm32l071rb\air780eloc.o --depend=stm32l071rb\air780eloc.d --cpu=Cortex-M0+ --apcs=interwork -O3 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../HIDOLibrary/Include -I../FML/Internet/Module/AIR780E -I../FML/Internet/Module -I../FML/Internet -I../FML -I../HAL -I../APL -I../radio -I../decadriver -I.\RTE\_STM32L071RB -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx -D_RTK_MODE_ --omf_browse=stm32l071rb\air780eloc.crf ..\FML\Internet\Module\AIR780E\AIR780ELoc.cshell.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed]armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M0+ --fpu=SoftVFP --output=stm32l071rb\shell.o --vfemode=force
Input Comments:p888c-3Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec]armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M0+ --fpu=SoftVFP --apcs=/interwork/interwork --no_divide shell.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]ArmCC --c99 --split_sections --debug -c -ostm32l071rb\shell.o --depend=stm32l071rb\shell.d --cpu=Cortex-M0+ --apcs=interwork -O3 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../HIDOLibrary/Include -I../FML/Internet/Module/AIR780E -I../FML/Internet/Module -I../FML/Internet -I../FML -I../HAL -I../APL -I../radio -I../decadriver -I.\RTE\_STM32L071RB -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx -D_RTK_MODE_ --omf_browse=stm32l071rb\shell.crf ..\APL\Shell.cgps.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed]armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M0+ --fpu=SoftVFP --output=stm32l071rb\gps.o --vfemode=force
Input Comments:pd40-3Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec]armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M0+ --fpu=SoftVFP --apcs=/interwork/interwork --no_divide gps.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]ArmCC --c99 --split_sections --debug -c -ostm32l071rb\gps.o --depend=stm32l071rb\gps.d --cpu=Cortex-M0+ --apcs=interwork -O3 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../HIDOLibrary/Include -I../FML/Internet/Module/AIR780E -I../FML/Internet/Module -I../FML/Internet -I../FML -I../HAL -I../APL -I../radio -I../decadriver -I.\RTE\_STM32L071RB -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx -D_RTK_MODE_ --omf_browse=stm32l071rb\gps.crf ..\FML\GPS.cbsp.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed]armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M0+ --fpu=SoftVFP --output=stm32l071rb\bsp.o --vfemode=force
Input Comments:pfab8-3Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec]armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M0+ --fpu=SoftVFP --apcs=/interwork/interwork --no_divide bsp.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]ArmCC --c99 --split_sections --debug -c -ostm32l071rb\bsp.o --depend=stm32l071rb\bsp.d --cpu=Cortex-M0+ --apcs=interwork -O3 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../HIDOLibrary/Include -I../FML/Internet/Module/AIR780E -I../FML/Internet/Module -I../FML/Internet -I../FML -I../HAL -I../APL -I../radio -I../decadriver -I.\RTE\_STM32L071RB -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx -D_RTK_MODE_ --omf_browse=stm32l071rb\bsp.crf ..\HAL\BSP.cuart.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed]armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M0+ --fpu=SoftVFP --output=stm32l071rb\uart.o --vfemode=force
Input Comments:p17538-3Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec]armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M0+ --fpu=SoftVFP --apcs=/interwork/interwork --no_divide uart.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]ArmCC --c99 --split_sections --debug -c -ostm32l071rb\uart.o --depend=stm32l071rb\uart.d --cpu=Cortex-M0+ --apcs=interwork -O3 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../HIDOLibrary/Include -I../FML/Internet/Module/AIR780E -I../FML/Internet/Module -I../FML/Internet -I../FML -I../HAL -I../APL -I../radio -I../decadriver -I.\RTE\_STM32L071RB -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx -D_RTK_MODE_ --omf_browse=stm32l071rb\uart.crf ..\HAL\UART.cspi_hal.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed]armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M0+ --fpu=SoftVFP --output=stm32l071rb\spi_hal.o --vfemode=force
Input Comments:p9594-3Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec]armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M0+ --fpu=SoftVFP --apcs=/interwork/interwork --no_divide spi_hal.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]ArmCC --c99 --split_sections --debug -c -ostm32l071rb\spi_hal.o --depend=stm32l071rb\spi_hal.d --cpu=Cortex-M0+ --apcs=interwork -O3 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../HIDOLibrary/Include -I../FML/Internet/Module/AIR780E -I../FML/Internet/Module -I../FML/Internet -I../FML -I../HAL -I../APL -I../radio -I../decadriver -I.\RTE\_STM32L071RB -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx -D_RTK_MODE_ --omf_browse=stm32l071rb\spi_hal.crf ..\HAL\SPI_hal.cspi.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed]armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M0+ --fpu=SoftVFP --output=stm32l071rb\spi.o --vfemode=force
Input Comments:p177a8-3Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec]armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M0+ --fpu=SoftVFP --apcs=/interwork/interwork --no_divide spi.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]ArmCC --c99 --split_sections --debug -c -ostm32l071rb\spi.o --depend=stm32l071rb\spi.d --cpu=Cortex-M0+ --apcs=interwork -O3 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../HIDOLibrary/Include -I../FML/Internet/Module/AIR780E -I../FML/Internet/Module -I../FML/Internet -I../FML -I../HAL -I../APL -I../radio -I../decadriver -I.\RTE\_STM32L071RB -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx -D_RTK_MODE_ --omf_browse=stm32l071rb\spi.crf ..\HAL\Spi.cadc.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed]armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M0+ --fpu=SoftVFP --output=stm32l071rb\adc.o --vfemode=force
Input Comments:p177c8-3Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec]armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M0+ --fpu=SoftVFP --apcs=/interwork/interwork --no_divide adc.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]ArmCC --c99 --split_sections --debug -c -ostm32l071rb\adc.o --depend=stm32l071rb\adc.d --cpu=Cortex-M0+ --apcs=interwork -O3 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../HIDOLibrary/Include -I../FML/Internet/Module/AIR780E -I../FML/Internet/Module -I../FML/Internet -I../FML -I../HAL -I../APL -I../radio -I../decadriver -I.\RTE\_STM32L071RB -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx -D_RTK_MODE_ --omf_browse=stm32l071rb\adc.crf ..\HAL\ADC.cflash.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed]armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M0+ --fpu=SoftVFP --output=stm32l071rb\flash.o --vfemode=force
Input Comments:p17130-3Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec]armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M0+ --fpu=SoftVFP --apcs=/interwork/interwork --no_divide flash.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]ArmCC --c99 --split_sections --debug -c -ostm32l071rb\flash.o --depend=stm32l071rb\flash.d --cpu=Cortex-M0+ --apcs=interwork -O3 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../HIDOLibrary/Include -I../FML/Internet/Module/AIR780E -I../FML/Internet/Module -I../FML/Internet -I../FML -I../HAL -I../APL -I../radio -I../decadriver -I.\RTE\_STM32L071RB -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx -D_RTK_MODE_ --omf_browse=stm32l071rb\flash.crf ..\HAL\Flash.cudpclient.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed]armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M0+ --fpu=SoftVFP --output=stm32l071rb\udpclient.o --vfemode=force
Input Comments:p2938-3Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec]armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M0+ --fpu=SoftVFP --apcs=/interwork/interwork --no_divide udpclient.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]ArmCC --c99 --split_sections --debug -c -ostm32l071rb\udpclient.o --depend=stm32l071rb\udpclient.d --cpu=Cortex-M0+ --apcs=interwork -O3 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../HIDOLibrary/Include -I../FML/Internet/Module/AIR780E -I../FML/Internet/Module -I../FML/Internet -I../FML -I../HAL -I../APL -I../radio -I../decadriver -I.\RTE\_STM32L071RB -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx -D_RTK_MODE_ --omf_browse=stm32l071rb\udpclient.crf ..\APL\UDPClient.cglobal_param.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed]armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M0+ --fpu=SoftVFP --output=stm32l071rb\global_param.o --vfemode=force
Input Comments:p659c-3Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec]armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M0+ --fpu=SoftVFP --apcs=/interwork/interwork --no_divide global_param.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]ArmCC --c99 --split_sections --debug -c -ostm32l071rb\global_param.o --depend=stm32l071rb\global_param.d --cpu=Cortex-M0+ --apcs=interwork -O3 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../HIDOLibrary/Include -I../FML/Internet/Module/AIR780E -I../FML/Internet/Module -I../FML/Internet -I../FML -I../HAL -I../APL -I../radio -I../decadriver -I.\RTE\_STM32L071RB -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx -D_RTK_MODE_ --omf_browse=stm32l071rb\global_param.crf ..\APL\global_param.capp.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed]armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M0+ --fpu=SoftVFP --output=stm32l071rb\app.o --vfemode=force
Input Comments:p9258-3Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec]armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M0+ --fpu=SoftVFP --apcs=/interwork/interwork --no_divide app.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]ArmCC --c99 --split_sections --debug -c -ostm32l071rb\app.o --depend=stm32l071rb\app.d --cpu=Cortex-M0+ --apcs=interwork -O3 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../HIDOLibrary/Include -I../FML/Internet/Module/AIR780E -I../FML/Internet/Module -I../FML/Internet -I../FML -I../HAL -I../APL -I../radio -I../decadriver -I.\RTE\_STM32L071RB -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx -D_RTK_MODE_ --omf_browse=stm32l071rb\app.crf ..\APL\App.cdw_app.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed]armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M0+ --fpu=SoftVFP --output=stm32l071rb\dw_app.o --vfemode=force
Input Comments:p359c-3Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec]armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M0+ --fpu=SoftVFP --apcs=/interwork/interwork --no_divide dw_app.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]ArmCC --c99 --split_sections --debug -c -ostm32l071rb\dw_app.o --depend=stm32l071rb\dw_app.d --cpu=Cortex-M0+ --apcs=interwork -O3 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../HIDOLibrary/Include -I../FML/Internet/Module/AIR780E -I../FML/Internet/Module -I../FML/Internet -I../FML -I../HAL -I../APL -I../radio -I../decadriver -I.\RTE\_STM32L071RB -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx -D_RTK_MODE_ --omf_browse=stm32l071rb\dw_app.crf ..\APL\dw_app.cdw_mbx_tag.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed]armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M0+ --fpu=SoftVFP --output=stm32l071rb\dw_mbx_tag.o --vfemode=force
Input Comments:p33ac-3Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec]armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M0+ --fpu=SoftVFP --apcs=/interwork/interwork --no_divide dw_mbx_tag.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]ArmCC --c99 --split_sections --debug -c -ostm32l071rb\dw_mbx_tag.o --depend=stm32l071rb\dw_mbx_tag.d --cpu=Cortex-M0+ --apcs=interwork -O3 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../HIDOLibrary/Include -I../FML/Internet/Module/AIR780E -I../FML/Internet/Module -I../FML/Internet -I../FML -I../HAL -I../APL -I../radio -I../decadriver -I.\RTE\_STM32L071RB -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx -D_RTK_MODE_ --omf_browse=stm32l071rb\dw_mbx_tag.crf ..\APL\dw_mbx_tag.cdw_driver.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed]armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M0+ --fpu=SoftVFP --output=stm32l071rb\dw_driver.o --vfemode=force
Input Comments:p12f2c-3Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec]armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M0+ --fpu=SoftVFP --apcs=/interwork/interwork --no_divide dw_driver.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]ArmCC --c99 --split_sections --debug -c -ostm32l071rb\dw_driver.o --depend=stm32l071rb\dw_driver.d --cpu=Cortex-M0+ --apcs=interwork -O3 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../HIDOLibrary/Include -I../FML/Internet/Module/AIR780E -I../FML/Internet/Module -I../FML/Internet -I../FML -I../HAL -I../APL -I../radio -I../decadriver -I.\RTE\_STM32L071RB -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx -D_RTK_MODE_ --omf_browse=stm32l071rb\dw_driver.crf ..\APL\dw_driver.cws2812.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed]armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M0+ --fpu=SoftVFP --output=stm32l071rb\ws2812.o --vfemode=force
Input Comments:pe24c-3Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec]armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M0+ --fpu=SoftVFP --apcs=/interwork/interwork --no_divide ws2812.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]ArmCC --c99 --split_sections --debug -c -ostm32l071rb\ws2812.o --depend=stm32l071rb\ws2812.d --cpu=Cortex-M0+ --apcs=interwork -O3 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../HIDOLibrary/Include -I../FML/Internet/Module/AIR780E -I../FML/Internet/Module -I../FML/Internet -I../FML -I../HAL -I../APL -I../radio -I../decadriver -I.\RTE\_STM32L071RB -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx -D_RTK_MODE_ --omf_browse=stm32l071rb\ws2812.crf ..\APL\WS2812.cserial_at_cmd_app.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed]armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M0+ --fpu=SoftVFP --output=stm32l071rb\serial_at_cmd_app.o --vfemode=force
Input Comments:p3148-3Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec]armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M0+ --fpu=SoftVFP --apcs=/interwork/interwork --no_divide serial_at_cmd_app.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]ArmCC --c99 --split_sections --debug -c -ostm32l071rb\serial_at_cmd_app.o --depend=stm32l071rb\serial_at_cmd_app.d --cpu=Cortex-M0+ --apcs=interwork -O3 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../HIDOLibrary/Include -I../FML/Internet/Module/AIR780E -I../FML/Internet/Module -I../FML/Internet -I../FML -I../HAL -I../APL -I../radio -I../decadriver -I.\RTE\_STM32L071RB -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx -D_RTK_MODE_ --omf_browse=stm32l071rb\serial_at_cmd_app.crf ..\APL\serial_at_cmd_app.chido_arraryqueue.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]ArmCC --c99 --split_sections --debug -c -ol071\hido_arraryqueue.o --depend=l071\hido_arraryqueue.d --cpu=Cortex-M0+ --apcs=interwork -O0 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I..\APL -I..\FML -I..\HAL -I..\Middlewares\HIDOLibrary\Include -I.\RTE\_HIDOLib -IC:\Users\DuJian\AppData\Local\Arm\Packs\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Users\DuJian\AppData\Local\Arm\Packs\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__UVISION_VERSION=525 -D_RTE_ -DSTM32L071xx -DUSE_HAL_DRIVER -DSTM32L071xx --omf_browse=l071\hido_arraryqueue.crf ..\Middlewares\HIDOLibrary\Queue\HIDO_ArraryQueue.clis3dh_driver.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed]armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M0+ --fpu=SoftVFP --output=stm32l071rb\lis3dh_driver.o --vfemode=force
Input Comments:p2908-3Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec]armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M0+ --fpu=SoftVFP --apcs=/interwork/interwork --no_divide lis3dh_driver.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]ArmCC --c99 --split_sections --debug -c -ostm32l071rb\lis3dh_driver.o --depend=stm32l071rb\lis3dh_driver.d --cpu=Cortex-M0+ --apcs=interwork -O3 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../HIDOLibrary/Include -I../FML/Internet/Module/AIR780E -I../FML/Internet/Module -I../FML/Internet -I../FML -I../HAL -I../APL -I../radio -I../decadriver -I.\RTE\_STM32L071RB -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx -D_RTK_MODE_ --omf_browse=stm32l071rb\lis3dh_driver.crf ..\APL\lis3dh_driver.cdps310.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]ArmCC --c99 --split_sections --debug -c -ostm32l071rb\dps310.o --depend=stm32l071rb\dps310.d --cpu=Cortex-M0+ --apcs=interwork -O3 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../HIDOLibrary/Include -I../FML/Internet/Module/AIR780E -I../FML/Internet/Module -I../FML/Internet -I../FML -I../HAL -I../APL -I../radio -I../decadriver -I.\RTE\_STM32L071RB -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx -D_RTK_MODE_ --omf_browse=stm32l071rb\dps310.crf ..\APL\dps310.cdps368_test.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed]armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M0+ --fpu=SoftVFP --output=stm32l071rb\dps368_test.o --vfemode=force
Input Comments:p3a7c-3Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec]armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M0+ --fpu=SoftVFP --apcs=/interwork/interwork --no_divide dps368_test.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]ArmCC --c99 --split_sections --debug -c -ostm32l071rb\dps368_test.o --depend=stm32l071rb\dps368_test.d --cpu=Cortex-M0+ --apcs=interwork -O3 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../HIDOLibrary/Include -I../FML/Internet/Module/AIR780E -I../FML/Internet/Module -I../FML/Internet -I../FML -I../HAL -I../APL -I../radio -I../decadriver -I.\RTE\_STM32L071RB -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx -D_RTK_MODE_ --omf_browse=stm32l071rb\dps368_test.crf ..\APL\dps368_test.ccrc.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]ArmCC --c99 --split_sections --debug -c -ostm32l071rb\crc.o --depend=stm32l071rb\crc.d --cpu=Cortex-M0+ --apcs=interwork -O3 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../HIDOLibrary/Include -I../FML/Internet/Module/AIR780E -I../FML/Internet/Module -I../FML/Internet -I../FML -I../HAL -I../APL -I../radio -I../decadriver -I.\RTE\_STM32L071RB -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx -D_RTK_MODE_ --omf_browse=stm32l071rb\crc.crf ..\radio\crc.cdelay.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed]armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M0+ --fpu=SoftVFP --output=stm32l071rb\delay.o --vfemode=force
Input Comments:p13124-3Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec]armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M0+ --fpu=SoftVFP --apcs=/interwork/interwork --no_divide delay.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]ArmCC --c99 --split_sections --debug -c -ostm32l071rb\delay.o --depend=stm32l071rb\delay.d --cpu=Cortex-M0+ --apcs=interwork -O3 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../HIDOLibrary/Include -I../FML/Internet/Module/AIR780E -I../FML/Internet/Module -I../FML/Internet -I../FML -I../HAL -I../APL -I../radio -I../decadriver -I.\RTE\_STM32L071RB -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx -D_RTK_MODE_ --omf_browse=stm32l071rb\delay.crf ..\radio\delay.clora.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed]armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M0+ --fpu=SoftVFP --output=stm32l071rb\lora.o --vfemode=force
Input Comments:p3760-3Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec]armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M0+ --fpu=SoftVFP --apcs=/interwork/interwork --no_divide lora.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]ArmCC --c99 --split_sections --debug -c -ostm32l071rb\lora.o --depend=stm32l071rb\lora.d --cpu=Cortex-M0+ --apcs=interwork -O3 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../HIDOLibrary/Include -I../FML/Internet/Module/AIR780E -I../FML/Internet/Module -I../FML/Internet -I../FML -I../HAL -I../APL -I../radio -I../decadriver -I.\RTE\_STM32L071RB -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx -D_RTK_MODE_ --omf_browse=stm32l071rb\lora.crf ..\radio\Lora.cradio.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed]armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M0+ --fpu=SoftVFP --output=stm32l071rb\radio.o --vfemode=force
Input Comments:p17304-3Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec]armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M0+ --fpu=SoftVFP --apcs=/interwork/interwork --no_divide radio.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]ArmCC --c99 --split_sections --debug -c -ostm32l071rb\radio.o --depend=stm32l071rb\radio.d --cpu=Cortex-M0+ --apcs=interwork -O3 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../HIDOLibrary/Include -I../FML/Internet/Module/AIR780E -I../FML/Internet/Module -I../FML/Internet -I../FML -I../HAL -I../APL -I../radio -I../decadriver -I.\RTE\_STM32L071RB -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx -D_RTK_MODE_ --omf_browse=stm32l071rb\radio.crf ..\radio\radio.csx126x.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]ArmCC --c99 --split_sections --debug -c -ostm32l071rb\sx126x.o --depend=stm32l071rb\sx126x.d --cpu=Cortex-M0+ --apcs=interwork -O3 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../HIDOLibrary/Include -I../FML/Internet/Module/AIR780E -I../FML/Internet/Module -I../FML/Internet -I../FML -I../HAL -I../APL -I../radio -I../decadriver -I.\RTE\_STM32L071RB -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx -D_RTK_MODE_ --omf_browse=stm32l071rb\sx126x.crf ..\radio\sx126x.csx126x-board.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed]armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M0+ --fpu=SoftVFP --output=stm32l071rb\sx126x-board.o --vfemode=force
Input Comments:p17534-3Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec]armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M0+ --fpu=SoftVFP --apcs=/interwork/interwork --no_divide sx126x-board.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]ArmCC --c99 --split_sections --debug -c -ostm32l071rb\sx126x-board.o --depend=stm32l071rb\sx126x-board.d --cpu=Cortex-M0+ --apcs=interwork -O3 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../HIDOLibrary/Include -I../FML/Internet/Module/AIR780E -I../FML/Internet/Module -I../FML/Internet -I../FML -I../HAL -I../APL -I../radio -I../decadriver -I.\RTE\_STM32L071RB -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx -D_RTK_MODE_ --omf_browse=stm32l071rb\sx126x-board.crf ..\radio\sx126x-board.cdeca_device.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed]armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M0+ --fpu=SoftVFP --output=stm32l071rb\deca_device.o --vfemode=force
Input Comments:p108d8-3Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec]armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M0+ --fpu=SoftVFP --apcs=/interwork/interwork --no_divide deca_device.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]ArmCC --c99 --split_sections --debug -c -ostm32l071rb\deca_device.o --depend=stm32l071rb\deca_device.d --cpu=Cortex-M0+ --apcs=interwork -O3 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../HIDOLibrary/Include -I../FML/Internet/Module/AIR780E -I../FML/Internet/Module -I../FML/Internet -I../FML -I../HAL -I../APL -I../radio -I../decadriver -I.\RTE\_STM32L071RB -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx -D_RTK_MODE_ --omf_browse=stm32l071rb\deca_device.crf ..\decadriver\deca_device.cdeca_params_init.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]ArmCC --c99 --split_sections --debug -c -ostm32l071rb\deca_params_init.o --depend=stm32l071rb\deca_params_init.d --cpu=Cortex-M0+ --apcs=interwork -O3 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../HIDOLibrary/Include -I../FML/Internet/Module/AIR780E -I../FML/Internet/Module -I../FML/Internet -I../FML -I../HAL -I../APL -I../radio -I../decadriver -I.\RTE\_STM32L071RB -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx -D_RTK_MODE_ --omf_browse=stm32l071rb\deca_params_init.crf ..\decadriver\deca_params_init.cdeca_range_tables.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]ArmCC --c99 --split_sections --debug -c -ostm32l071rb\deca_range_tables.o --depend=stm32l071rb\deca_range_tables.d --cpu=Cortex-M0+ --apcs=interwork -O3 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I../HIDOLibrary/Include -I../FML/Internet/Module/AIR780E -I../FML/Internet/Module -I../FML/Internet -I../FML -I../HAL -I../APL -I../radio -I../decadriver -I.\RTE\_STM32L071RB -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__MICROLIB -D__UVISION_VERSION=530 -D_RTE_ -DSTM32L071xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32L071xx -D_RTK_MODE_ --omf_browse=stm32l071rb\deca_range_tables.crf ..\decadriver\deca_range_tables.chido_fsm.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]ArmCC --c99 --split_sections --debug -c -ol071\hido_fsm.o --depend=l071\hido_fsm.d --cpu=Cortex-M0+ --apcs=interwork -O0 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I..\APL -I..\FML -I..\HAL -I..\Middlewares\HIDOLibrary\Include -I.\RTE\_HIDOLib -IC:\Users\DuJian\AppData\Local\Arm\Packs\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Users\DuJian\AppData\Local\Arm\Packs\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__UVISION_VERSION=525 -D_RTE_ -DSTM32L071xx -DUSE_HAL_DRIVER -DSTM32L071xx --omf_browse=l071\hido_fsm.crf ..\Middlewares\HIDOLibrary\Util\HIDO_FSM.chido_lock.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed]armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M0+ --fpu=SoftVFP --output=l071\hido_lock.o --vfemode=force
Input Comments:p713c-3Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec]armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M0+ --fpu=SoftVFP --apcs=/interwork/interwork --no_divide hido_lock.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]ArmCC --c99 --split_sections --debug -c -ol071\hido_lock.o --depend=l071\hido_lock.d --cpu=Cortex-M0+ --apcs=interwork -O0 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I..\APL -I..\FML -I..\HAL -I..\Middlewares\HIDOLibrary\Include -I.\RTE\_HIDOLib -IC:\Users\DuJian\AppData\Local\Arm\Packs\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Users\DuJian\AppData\Local\Arm\Packs\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__UVISION_VERSION=525 -D_RTE_ -DSTM32L071xx -DUSE_HAL_DRIVER -DSTM32L071xx --omf_browse=l071\hido_lock.crf ..\Middlewares\HIDOLibrary\Util\HIDO_Lock.chido_timer.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]ArmCC --c99 --split_sections --debug -c -ol071\hido_timer.o --depend=l071\hido_timer.d --cpu=Cortex-M0+ --apcs=interwork -O0 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I..\APL -I..\FML -I..\HAL -I..\Middlewares\HIDOLibrary\Include -I.\RTE\_HIDOLib -IC:\Users\DuJian\AppData\Local\Arm\Packs\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Users\DuJian\AppData\Local\Arm\Packs\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__UVISION_VERSION=525 -D_RTE_ -DSTM32L071xx -DUSE_HAL_DRIVER -DSTM32L071xx --omf_browse=l071\hido_timer.crf ..\Middlewares\HIDOLibrary\Util\HIDO_Timer.chido_util.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]ArmCC --c99 --split_sections --debug -c -ol071\hido_util.o --depend=l071\hido_util.d --cpu=Cortex-M0+ --apcs=interwork -O0 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I..\APL -I..\FML -I..\HAL -I..\Middlewares\HIDOLibrary\Include -I.\RTE\_HIDOLib -IC:\Users\DuJian\AppData\Local\Arm\Packs\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Users\DuJian\AppData\Local\Arm\Packs\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__UVISION_VERSION=525 -D_RTE_ -DSTM32L071xx -DUSE_HAL_DRIVER -DSTM32L071xx --omf_browse=l071\hido_util.crf ..\Middlewares\HIDOLibrary\Util\HIDO_Util.chido_vlqueue.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]ArmCC --c99 --split_sections --debug -c -ol071\hido_vlqueue.o --depend=l071\hido_vlqueue.d --cpu=Cortex-M0+ --apcs=interwork -O0 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I..\APL -I..\FML -I..\HAL -I..\Middlewares\HIDOLibrary\Include -I.\RTE\_HIDOLib -IC:\Users\DuJian\AppData\Local\Arm\Packs\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Users\DuJian\AppData\Local\Arm\Packs\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__UVISION_VERSION=525 -D_RTE_ -DSTM32L071xx -DUSE_HAL_DRIVER -DSTM32L071xx --omf_browse=l071\hido_vlqueue.crf ..\Middlewares\HIDOLibrary\Queue\HIDO_VLQueue.chido_input.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]ArmCC --c99 --split_sections --debug -c -ol071\hido_input.o --depend=l071\hido_input.d --cpu=Cortex-M0+ --apcs=interwork -O0 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I..\APL -I..\FML -I..\HAL -I..\Middlewares\HIDOLibrary\Include -I.\RTE\_HIDOLib -IC:\Users\DuJian\AppData\Local\Arm\Packs\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Users\DuJian\AppData\Local\Arm\Packs\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__UVISION_VERSION=525 -D_RTE_ -DSTM32L071xx -DUSE_HAL_DRIVER -DSTM32L071xx --omf_browse=l071\hido_input.crf ..\Middlewares\HIDOLibrary\Debug\HIDO_Input.chido_shell.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]ArmCC --c99 --split_sections --debug -c -ol071\hido_shell.o --depend=l071\hido_shell.d --cpu=Cortex-M0+ --apcs=interwork -O0 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I..\APL -I..\FML -I..\HAL -I..\Middlewares\HIDOLibrary\Include -I.\RTE\_HIDOLib -IC:\Users\DuJian\AppData\Local\Arm\Packs\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Users\DuJian\AppData\Local\Arm\Packs\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__UVISION_VERSION=525 -D_RTE_ -DSTM32L071xx -DUSE_HAL_DRIVER -DSTM32L071xx --omf_browse=l071\hido_shell.crf ..\Middlewares\HIDOLibrary\Debug\HIDO_Shell.chido_atlite.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]ArmCC --c99 --split_sections --debug -c -ol071\hido_atlite.o --depend=l071\hido_atlite.d --cpu=Cortex-M0+ --apcs=interwork -O0 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I..\APL -I..\FML -I..\HAL -I..\Middlewares\HIDOLibrary\Include -I.\RTE\_HIDOLib -IC:\Users\DuJian\AppData\Local\Arm\Packs\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Users\DuJian\AppData\Local\Arm\Packs\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__UVISION_VERSION=525 -D_RTE_ -DSTM32L071xx -DUSE_HAL_DRIVER -DSTM32L071xx --omf_browse=l071\hido_atlite.crf ..\Middlewares\HIDOLibrary\ATLiteCore\HIDO_ATLite.chido_basequeue.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]ArmCC --c99 --split_sections --debug -c -ol071\hido_basequeue.o --depend=l071\hido_basequeue.d --cpu=Cortex-M0+ --apcs=interwork -O0 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I..\APL -I..\FML -I..\HAL -I..\Middlewares\HIDOLibrary\Include -I.\RTE\_HIDOLib -IC:\Users\DuJian\AppData\Local\Arm\Packs\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Users\DuJian\AppData\Local\Arm\Packs\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__UVISION_VERSION=525 -D_RTE_ -DSTM32L071xx -DUSE_HAL_DRIVER -DSTM32L071xx --omf_browse=l071\hido_basequeue.crf ..\Middlewares\HIDOLibrary\Queue\HIDO_BaseQueue.chido_atliteparse.oComponent: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]ArmCC --c99 --split_sections --debug -c -ol071\hido_atliteparse.o --depend=l071\hido_atliteparse.d --cpu=Cortex-M0+ --apcs=interwork -O0 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc -I../Drivers/STM32L0xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32L0xx/Include -I../Drivers/CMSIS/Include -I..\APL -I..\FML -I..\HAL -I..\Middlewares\HIDOLibrary\Include -I.\RTE\_HIDOLib -IC:\Users\DuJian\AppData\Local\Arm\Packs\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Users\DuJian\AppData\Local\Arm\Packs\Keil\STM32L0xx_DFP\2.2.0\Drivers\CMSIS\Device\ST\STM32L0xx\Include -D__UVISION_VERSION=525 -D_RTE_ -DSTM32L071xx -DUSE_HAL_DRIVER -DSTM32L071xx --omf_browse=l071\hido_atliteparse.crf ..\Middlewares\HIDOLibrary\ATLiteCore\HIDO_ATLiteParse.cER_IROM1RW_IRAM1.debug_abbrev.debug_frame.debug_info.debug_line.debug_loc.debug_macinfo.debug_pubnames.symtab.strtab.note.comment.shstrtab
4PP0
ðU
€

P40


 d


¼ d
I
d
Ä
!
( 
ÄG
.
ìT
 d
:
Œ¹dÉ

F
ð‚€Õ
Q
pXè[
`
X´H^
p p¶OxÉ؋
€èT†
U‡

Üœ