| | |
| | | |
| | | /* Select a low-speed clock source */ |
| | | // <o> Low-Speed Clock <0=> RCL <1=> XTL <2=> ACT32K |
| | | #define CONFIG_LOW_SPEED_CLOCK_SRC 2 |
| | | #define CONFIG_LOW_SPEED_CLOCK_SRC 1 |
| | | // <i> Select a low-speed clock source |
| | | |
| | | /* CENTRAL maximum number of states supported */ |
| | |
| | | // <h> Low Power Config |
| | | /* low power enable */ |
| | | // <q> Low Power Enable |
| | | #define CONFIG_PM 0 |
| | | #define CONFIG_PM 1 |
| | | // <i> low power enable |
| | | |
| | | // <q> Keep Flash Power in Low Power Mode |
| | | #define CONFIG_KEEP_FLASH_POWER_IN_LP_MODE 0 |
| | | #define CONFIG_KEEP_FLASH_POWER_IN_LP_MODE 1 |
| | | // <i> Select this means flash power would be retained in Low Power Mode, and |
| | | // <i> there would be a little avg-current increase (about 1uA). The benefit is that |
| | | // <i> the large peak current (>15mA) would not occur. |