WXK
2025-01-21 8f1a91a8ec98e430cfe4357bda099d495917198e
01_SDK/nimble/controller/pan107x_spark/include/stack/hci_defs.h
@@ -316,12 +316,67 @@
 * @Name: Vender specific commands
 * @{
 */
/* HCI Vendor[PanChip] OCF Group */
#define HCI_OCF_VS_GRP_PROPRIETARY_RADIO      0x00
#define HCI_OCF_VS_GRP_MODEM                  0x01
#define HCI_OCF_VS_GRP_PCTE                   0x02
#define HCI_OCF_VS_GRP_DEBUG                  0x0F
/* HCI Vendor OCF for Proprietary Radio Commands  */
#define HCI_OCF_VS_PROPRIETARY_RADIO_RESET                  0x00
#define HCI_OCF_VS_PROPRIETARY_RADIO_INIT                   0x01
#define HCI_OCF_VS_PROPRIETARY_RADIO_SET_DATA               0x02
#define HCI_OCF_VS_PROPRIETARY_RADIO_TRANSMIT               0x03
#define HCI_OCF_VS_PROPRIETARY_RADIO_TRANSMIT_ENHANCED      0x04
#define HCI_OCF_VS_PROPRIETARY_RADIO_RECEIVE                0x05
#define HCI_OCF_VS_PROPRIETARY_RADIO_RECEIVE_ENHANCED       0x06
#define HCI_OCF_VS_PROPRIETARY_RADIO_TRANSMIT_TEST          0x07
#define HCI_OCF_VS_PROPRIETARY_RADIO_RECEIVE_TEST           0x08
#define HCI_OCF_VS_PROPRIETARY_RADIO_RX_GOON                 0x09
#define HCI_OCF_VS_PROPRIETARY_RADIO_SET_DEV                 0x0A
#define HCI_OCF_VS_PROPRIETARY_RADIO_ADDR_MATCH_BIT         0x0B
#define HCI_OCF_VS_PROPRIETARY_RADIO_SET_PAYLOAD_ENDIAN     0x0C
#define HCI_OCF_VS_PROPRIETARY_RADIO_SET_ACK_PAYLOAD        0x0D
#define HCI_OCF_VS_PROPRIETARY_RADIO_IRQ_MASK              0x0E
#define HCI_OCF_VS_PROPRIETARY_RADIO_MULTI_PREAMBLE         0x0F
#define HCI_OCF_VS_PROPRIETARY_RADIO_RX_STOP                 0x10
/* HCI Vendor OCF for Modem Commands */
#define HCI_OCF_VS_MODEM_SPI_PHY_CFG               0x00
/* HCI Vendor OCF for Panchip Constant Tone Extension Commands */
#define HCI_OCF_VS_PCTE_SET_IQ_SAMPLES             0x00
#define HCI_OCF_VS_PCTE_SET_PARAMS                 0x01
#define HCI_OCF_VS_PCTE_SET_ADV_ENABLE             0x02
#define HCI_OCF_VS_PCTE_SET_SCAN_ENABLE            0x03
/* HCI Vendor OCF for Debug */
#define HCI_OCF_VS_SET_BD_ADDR                     0x00
#define HCI_OCF_VS_CHECK_LEAK                      0x01
#define HCI_OCF_VS_RELEASE_VERSION                 0x02
#define HCI_OCF_VS_SET_TX_POWER                    0x03
#define HCI_OCF_VS_DEBUG_READ_REG                  0x07
#define HCI_OCF_VS_DEBUG_WRITE_REG                 0x08
#define HCI_OCF_VS_DEBUG_PHY                       0x09
#define HCI_OCF_VS_DEBUG_READ_RSSI_GAIN            0x0A
#define HCI_OCF_VS_DEBUG_CONSTANT_TONE_V1          0x0B
#define HCI_OCF_VS_DEBUG_CONSTANT_TONE_V2          0x0C
#define HCI_OCF_VS_DEBUG_REG_RW                    0x0D
#define HCI_OCF_VS_DEBUG_SET_PHY_FREQ              0x0E
#define HCI_OCF_VS_DEBUG_LE_RECEIVER_TEST          0x0F
#define HCI_OCF_VS_DEBUG_LE_TRANSMITTER_TEST       0x10
#define HCI_OCF_VS_DEBUG_SET_LE_TRANSMITTER_PARAMS 0x11
#define HCI_OCF_VS_DEBUG_SLEEP_ENTER               0x12
#define HCI_OCF_VS_DEBUG_POWER_MODE                0x13
#define HCI_OCF_VS_SET_TX_POWER_V2                 0x14
/* XiaoMi DFU */
#define HCI_OCF_VS_START_DFU      0x0300
#define HCI_OCF_VS_END_DFU        0x0301
#define HCI_OCF_VS_FW_DATA        0x0302
#define HCI_OCF_VS_SET_BD_ADDR    0x03C0
#define HCI_OCF_VS_SET_TX_POWER   0x03C3
//#define HCI_OCF_VS_SET_BD_ADDR    0x03C0
//#define HCI_OCF_VS_SET_TX_POWER   0x03C3
/**@}**/
@@ -332,6 +387,11 @@
#define HCI_OPCODE(ogf, ocf)                         (((ogf) << 10) + (ocf))
#define HCI_OGF(opcode)                              ((opcode) >> 10)
#define HCI_OCF(opcode)                              ((opcode) & 0x03FF)
/* Specific for PanChip */
#define HCI_OCF_VS_GRP(opcode)                       (HCI_OCF(opcode) >> 6)
#define HCI_OCF_VS(grp, ocf)                         (uint16_t)((grp<<6)|(ocf))
#define HCI_OPCODE_VS(ogf, grp, ocf)                 HCI_OPCODE(ogf, HCI_OCF_VS(grp, ocf))
/**@}*/