| | |
|---|
| | | #define TRACE_STD_LIB_EN (0) |
|---|
| | | |
|---|
| | | /** Configure trace level for modules: BOOT | TEST | UCI | UWB | APP | DRIVER | PHY | MAC */ |
|---|
| | | #define TRACE_LVL_CONFIG_0 (0x44444004) |
|---|
| | | #define TRACE_LVL_CONFIG_0 (0x44444004) //yuan #define TRACE_LVL_CONFIG_0 (0x44444444) |
|---|
| | | |
|---|
| | | /** Configure trace level for modules: CCC | FIRA | OS */ |
|---|
| | | #define TRACE_LVL_CONFIG_1 (0x00000444) |
|---|
| | |
|---|
| | | /** Antenna port number for AoA, 2~4 */ |
|---|
| | | #define RX_AOA_ANT_PORTS_NUM (4) |
|---|
| | | |
|---|
| | | /** Antenna ports combination for AoA, @ref enum RX_ANTENNA_MODE_T */ |
|---|
| | | /** Antenna ports c ombination for AoA, @ref enum RX_ANTENNA_MODE_T */ |
|---|
| | | #define RX_AOA_ANT_PORTS_COMBINATION (RX_4PORTS_ANT_3_0_1_2) |
|---|
| | | |
|---|
| | | /** Antenna pattern: Linear or Square */ |
|---|
| | |
|---|
| | | /** Maximum PHY payload length */ |
|---|
| | | #define PHY_PAYLOAD_LEN_MAX (127) |
|---|
| | | |
|---|
| | | //#define BOXING |
|---|
| | | //#define BOXING |
|---|
| | | #define LED_PIN IO_PIN_4 |
|---|
| | | /* =========================================================================================================================== */ |
|---|
| | | /* ================ Simple Selection ================ */ |
|---|
| | | /* =========================================================================================================================== */ |
|---|
| | |
|---|
| | | |
|---|
| | | //#define MK_DS_TWR_RESP_STS |
|---|
| | | |
|---|
| | | //#define MK_SS_TWR_DW_INIT |
|---|
| | | #define MK_SS_TWR_DW_INIT |
|---|
| | | |
|---|
| | | #define MK_SS_TWR_DW_RESP |
|---|
| | | //#define MK_SS_TWR_DW_RESP |
|---|
| | | |
|---|
| | | #define INPUT_5V_Pin IO_PIN_11 |
|---|
| | | #define RSSI_EN (1) |
|---|
| | | #define INPUT_5V_Pin IO_PIN_2 |
|---|
| | | |
|---|
| | | #define _4G_USART_RX_Pin IO_PIN_6 |
|---|
| | | #define ACCLERATE_DETECT_Pin IO_PIN_2 |
|---|
| | | #define SDA_PIN IO_PIN_3 |
|---|
| | | #define SER_PIN IO_PIN_3 |
|---|
| | | #define SCL_PIN IO_PIN_4 |
|---|
| | | #define SRCLK_PIN IO_PIN_8 |
|---|
| | | #define RCLK_PIN IO_PIN_7 |
|---|
| | | #define RSSI_EN (0) |
|---|
| | | /** channel number: 2, 5, 9 */ |
|---|
| | | #define UWB_CH_NUM (5) |
|---|
| | | /** Velocity of propagation (%) */ |
|---|
| | | #define VP_VAL (100) |
|---|
| | | #define RANGING_CORR (0) |
|---|
| | | #define XTAL_AUTO_TUNE_EN (0) |
|---|
| | | //#define STS_MODE |
|---|
| | | //#define MK_MODE |
|---|
| | | #define SLEEP_COUNT 1000 |
|---|
| | | #define DW1000 |
|---|
| | | |
|---|
| | | /* =========================================================================================================================== */ |
|---|
| | | /* ================ End ================ */ |
|---|
| | | /* =========================================================================================================================== */ |
|---|
