| | |
| | | /* =========================================================================================================================== */ |
| | | |
| | | /** Enable trace output */ |
| | | #define TRACE_EN (0) |
| | | #define TRACE_EN (1) |
| | | |
| | | /** Enable exception reboot */ |
| | | #ifndef TRACE_REBOOT_EN |
| | |
| | | #define INPUT_5V_Pin IO_PIN_11 |
| | | #define RSSI_EN (1) |
| | | |
| | | |
| | | #define ACCLERATE_DETECT_Pin IO_PIN_2 |
| | | #define SDA_PIN IO_PIN_3 |
| | | #define SER_PIN IO_PIN_3 |
| | | #define SCL_PIN IO_PIN_4 |
| | | #define SRCLK_PIN IO_PIN_8 |
| | | #define RCLK_PIN IO_PIN_7 |
| | | #define _4G_USART_RX_Pin IO_PIN_12 |
| | | /* =========================================================================================================================== */ |
| | | /* ================ End ================ */ |
| | | /* =========================================================================================================================== */ |