| | |
| | | /* =========================================================================================================================== */ |
| | | |
| | | /** Enable trace output */ |
| | | #define TRACE_EN (0) |
| | | #define TRACE_EN (1) |
| | | |
| | | /** Enable exception reboot */ |
| | | #ifndef TRACE_REBOOT_EN |
| | |
| | | |
| | | //#define MK_DS_TWR_RESP_STS |
| | | |
| | | //#define MK_SS_TWR_DW_INIT |
| | | #define MK_SS_TWR_DW_INIT |
| | | |
| | | #define MK_SS_TWR_DW_RESP |
| | | |
| | | #define INPUT_5V_Pin IO_PIN_11 |
| | | #define RSSI_EN (1) |
| | | |
| | | #define RANGING_CORR (0) |
| | | #define _4G_USART_RX_Pin IO_PIN_6 |
| | | #define ACCLERATE_DETECT_Pin IO_PIN_2 |
| | | #define SDA_PIN IO_PIN_3 |
| | | #define SER_PIN IO_PIN_3 |