| | |
| | | /* Cortex-M0+ Processor Interruption and Exception Handlers */ |
| | | /******************************************************************************/ |
| | | /** |
| | | * @brief This function handles Non maskable interrupt. |
| | | * @brief This function handles Non maskable Interrupt. |
| | | */ |
| | | void NMI_Handler(void) |
| | | { |
| | |
| | | |
| | | /* USER CODE END EXTI0_1_IRQn 0 */ |
| | | HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0); |
| | | HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1); |
| | | /* USER CODE BEGIN EXTI0_1_IRQn 1 */ |
| | | //DW_DISABLE; |
| | | /* USER CODE END EXTI0_1_IRQn 1 */ |
| | |
| | | /* USER CODE BEGIN EXTI2_3_IRQn 0 */ |
| | | |
| | | /* USER CODE END EXTI2_3_IRQn 0 */ |
| | | HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3); |
| | | HAL_GPIO_EXTI_IRQHandler(RADIO_DIO1_Pin); |
| | | /* USER CODE BEGIN EXTI2_3_IRQn 1 */ |
| | | |
| | | /* USER CODE END EXTI2_3_IRQn 1 */ |
| | |
| | | /* USER CODE BEGIN 1 */ |
| | | |
| | | /* USER CODE END 1 */ |
| | | /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ |