From ae53ad9142f8092693118eac64a138d050082afa Mon Sep 17 00:00:00 2001
From: yincheng.zhong <634916154@qq.com>
Date: 星期二, 25 十月 2022 17:11:46 +0800
Subject: [PATCH] 测试延迟差=0 精度
---
源码/核心板/Src/main.c | 8 +++++++-
1 files changed, 7 insertions(+), 1 deletions(-)
diff --git "a/\346\272\220\347\240\201/\346\240\270\345\277\203\346\235\277/Src/main.c" "b/\346\272\220\347\240\201/\346\240\270\345\277\203\346\235\277/Src/main.c"
index 669a8ea..4e4eb8f 100644
--- "a/\346\272\220\347\240\201/\346\240\270\345\277\203\346\235\277/Src/main.c"
+++ "b/\346\272\220\347\240\201/\346\240\270\345\277\203\346\235\277/Src/main.c"
@@ -91,7 +91,8 @@
{
module_power=67;
}
- g_com_map[VERSION] = 0x0124;
+ g_com_map[VERSION] = (1<<8)|49;
+ g_com_map[SW_TYPE] = SW_MODBUS;
temp=(float)g_com_map[MAX_REPORT_ANC_NUM]*4/3;
temp2=g_com_map[MAX_REPORT_ANC_NUM]*4/3;
if(temp2<temp)
@@ -202,6 +203,11 @@
Modbus_RegMap();
while(1)
{
+ if(g_com_map[0] != 0x55AA)
+ {
+ while(1)
+ IdleTask();
+ }
if(g_start_send_flag)
{
g_start_send_flag = 0;
--
Gitblit v1.9.3